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With the rapid advancement of electronic and mechanical system miniaturisation, new application
types such as portable systems, internet of things (IoT) and wireless sensor networks (WSNs)
have become promising areas of growth for industry. In these areas, the limits on battery life
have opened opportunities for energy harvesting to become a commonplace choice as the system
power source, which brings its own problems. One of these problems is that energy harvesting is
in general a much more variable energy source than batteries and mains power supply, because
of the unpredictable and intermittent nature of the external energy environment [1]. This implies
that both energy harvesters and the loads they support require significantly more control, tuning
and management than if the energy was supplied by traditional means. On the other hand,
sensing is also an important aspect for such systems as many of these systems are sensors used to
monitor physical parameters in the environment. Another reason is that the control, tuning and
management of energy harvesting requires the support of energy/power sensing. It is therefore
inevitable that sensing methods need to be developed targeting an environment where energy
supply is volatile. However, sensing under a variable energy supply faces numerous problems.
One such problem is the energy consumption of the sensing itself. In this regard, the capacitive
sensor is widely used for sensing a physical parameter, such as pressure, position, and humidity,
as it is suitable for low-power applications with limited energy budgets [2–4]. Another problem
faced by sensing under energy supply variability is the difficulty of maintaining stable voltage
and/or current references. This thesis is motivated by these issues.
In this thesis, a new sensing method is developed based on time domain techniques, which will be
shown to be 1) suitable for capacitive sensing of environmental physical parameters, 2) suitable
for sensing voltage, from which power and energy information can be derived, supporting energy
harvesting management uses, and 3) robust to voltage and power volatility, making sensors
derived from this method useful for miniaturised and energy autonomous systems.
At the centre of this work is a novel reference-free voltage level-crossing sensor, realised through
time comparison techniques. By working in the time domain, it avoids the need for voltage or
current references. Two more sophisticated sensors are then developed around this level-crossing
sensing engine. The first is a voltage monitor which is capable of sensing the crossing of multiple
predefined voltage boundaries within a range, targeting energy harvesting system management
uses. The second is a capacitance-to-digital converter which senses and converts the value of
a target capacitance to digital value. This could be used to support the monitoring of physical
vi
parameters in the environment including pressure, temperature, moisture, etc. as these might be
made to directly affect the values of capacitances.
This thesis describes detailed design theory and reasoning, implementation, and validation of
the presented sensors. Circuits are implemented in very-large-scale integration and investigated
in the Cadence Analog Design Environment. In addition to analogue simulations, experiments
were also conducted on a fabricated chip. Data collected from these simulation and physical
experiments show that the time-domain method developed in this work has quantitative and
qualitative advantages over existing designs.
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As Moore’s Law predicts, the development of integrated circuit technology has grown exponen-
tially [34, 35]. Advances in these technologies have led to the development of sensor technology
[36, 37]. Sensors have transformed from devices that convert simple physical signals to electrical
signals into microsystems that incorporate intelligence and complexity, which is known as smart
sensor system [5, 38]. Examples include wireless communications, analog-to-digital conversion
and power supplies [5, 9, 39, 40]. Typically, a smart sensor system operates in a space of signals
and timing. Fig. 1.1 organizes these along the lines of analogue and discrete representation.
The first combination is analogue signal analogue time, which pertains to the fully analogue
environment a smart sensor works in. The second combination is analogue time discrete signal,
which is the sector investigated by this thesis. The third combination is discrete signal discrete
time, which is the digital computer world to which a smart sensor interfaces to provide the sensed
information. The final combination is analogue signal discrete time, which usually pertains to
the output of digital to analogue converters and the intermediate signals in traditional analogue
to digital converters.
2 Introduction
Fig. 1.1 Physical signal conversion from analog domain to digital domain adapted from [5, 6].
This thesis focuses on the domain of discrete signal analogue time, which corresponds with the
output of a particular class of analogue to digital conversion. In this sector, the original signal
in both analogue value and analogue time, is converted to a digital signal aiming to fit into the
digital value digital time domain. In the middle of this conversion, it is possible to choose to
move into digital time first and sample the analogue values at precisely spaced time intervals,
which is the traditional approach [4, 41–43]. It is also possible to encode the original analogue
signal in an analogue time value and produce digital pulses whose time distances represent the
analogue value being sensed. This can be done through pulse width modulation, for which
although the clock period remains constant, the converted value is encoded in variable (analogue)
time (duty cycle length) [41, 44, 45]. Because of the maturity of the pulse width modulation
technology, this method is easy to implement with high compatibility to subsequent digital stages
[46]. On the other hand, pulse width modulation has poor energy efficiency because of the
required constant switching which is not dependent on the input [41, 44, 45, 47]. Pulse frequency
modulation encodes the sensed value in the frequency of its output signal, which is a discrete
pulse trains of analogue variable pulse to pulse time. It has better energy efficiency in that pulses
and switching are associated with the input and low input means low output power dissipation
[45, 42, 48]. However, it has the disadvantage of high output ripples, leading to high output noise
[48]. Pulse phase modulation makes use of a reference periodic signal and generates another
periodic signal based on the value sensed and encode the sensed value by the phase difference
(which is an analogue time) between the two periodic signals [49, 50]. The main problem is its
need for a stable carrier clock and its energy requirements. The last method may be called signal
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time modulation or period modulation. It encodes the sensed value in a length (period) of time
not associated with any clock. This length of time is compared with a reference delay which is
only activated at the beginning of each sensing round [4, 28]. This method has two advantages.
It does not require an external voltage of clock reference and it potentially saves energy by only
activating the internal time reference when necessary [30, 51]. This thesis concentrates on this
type of solution.
Each type of solution has its advantages and disadvantages. Sensing microsystem designers
made design decisions based on the particular needs and requirements they face.
Such microsystems have become advanced enough to motivate the Internet of things (IoTs),
wireless sensor networks (WSNs) and biomedical implants [51–54]. They have been widely
used in many application areas, including environment monitoring [55], smart buildings [56]
and healthcare monitoring [9, 57]. However, the insufficient energy resources available in the
sensor node limit the large-scale deployment of sensing microsystems [58–61].
Most of these sensor nodes are battery-powered and operate on an extremely frugal energy budget
to extend the limited battery lifetime. However, when sensor nodes are placed in inaccessible
locations, replacing old batteries may be expensive and time-consuming or may not be feasible,
which becomes a key bottleneck [9, 62–64]. Therefore, the energy consumption of the sensor
node needs to be minimised to reduce the times of battery replacement or even avoid the
replacement to keep the lifetime for several years [9]. In response to this, energy harvesting
systems are beginning to be used extensively in wireless sensor networks to provide unlimited
energy by converting the renewable and unlimited ambient energies [51, 65].
In addition, due to the small size of the sensor node, the capacity of the energy storage and
the amount of power that can be harvested or transferred are limited. Thus, energy efficiency
is the primary research focus for wireless sensor networks. Methods of improving efficiency
include shortening the wireless transmission time [9, 60] and using an energy-efficient sensor
[26]. As capacitive sensors are suitable for low-power applications with limited energy budgets
[2–4], this makes them a preferable option for a wireless sensing microsystem from an energy
efficiency perspective. Moreover, the capacitive sensing technique has been used widely for
sensing physical environmental properties in various situations due to the small size and high
sensitivity of a capacitive sensor, for instance, pressure, acceleration and humidity [66, 67] may
be converted into digital values through capacitances.
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Fig. 1.2 System diagram of a wireless capacitive sensor node powered by energy harvesting
system adapted from [7–9]. The harvested energy passes through the power processing part
to obtain the regulated output DC voltages for the load element. Different voltage domains
are created to power different blocks in the load. The capacitive sensor is interfaced with the
capacitance-to-digital converter which is used to convert the capacitance to digital code.
Fig. 1.2 shows a simplified system diagram of a wireless capacitive sensor node powered by
an energy harvesting system adapted from [7–9]. This system works in an environment with
unpredictable energy availability, while the power supply may be non-deterministic during the
working state [24, 68, 69]. A typical design has an energy harvester, a rectifier, a rechargeable
super capacitor followed by a voltage regulation part. The regulated stable voltage powers
the load which consists of capacitance-to-digital converter, microprocessor, memory, wireless
transceiver, and antenna. Typically, the input DC is regulated to different voltage levels by using
boost converter and buck converter. These converters can either be designed by using switched
capacitors or inductors. The switched capacitor method has advantages of cheap and lightweight
circuits, fast dynamic response and easy to be integrated. This method is commonly used in
energy harvesting system. For the switched inductor is amenable in many converters with high
boost ability, it is usually used in high gain DC-DC applications [70]. Generally, the required
stable output DC voltage is regulated by DC-DC converter through a known voltage [71, 72]
which is measured by special-purpose equipment such as voltage sensors. These sensors may be
used to detect specific voltage levels and generate signals for event communication; this process
referred to as voltage sensing [25, 29, 68] as shown in Fig. 1.2. A capacitive sensor converts the
physical property being sensed into capacitance charge that can be measured. Thus, the sensor
load has a capacitance-to-digital converter as the interface between the analog capacitive sensor
and the microprocessor to convert the analog input into digital code for further processing in the
digital world. These include the processing of measured data, data storage and data transmission.
Both the voltage sensor and the capacitance-to-digital converter focus on tracking physical
analogue signals: input DC voltage or the change of the capacitance. Most existing design
techniques work in the voltage domain for both voltage sensing and capacitance conversion. For
instance, for voltage sensing, the general power-on reset circuit [8, 73, 74] is used to determine
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the crossing of a predefined voltage by directly monitoring the voltage; for capacitance-to-digital
conversion, usually, the design needs to convert the capacitance into a voltage parameter, and
then use an analog-to-digital converter to convert the voltage parameter into output digital code
as presented in [66, 75, 76]. However, compared to the time domain technique used in [21]
which has 0.9µs response time and 0.78mW power consumption, voltage domain techniques
have certain drawbacks. Not only the complex circuit design for amplifier or analog-to-digital
converter that may cause long response time (80ms in [77]) or high power consumption (4.4mW
in [25]), but a stable reference voltage is also required during the sensing and conversion periods,
respectively, which is difficult to obtain in an environment with insufficient and unstable energy
[4, 21, 22, 28, 29, 72, 78, 79]. The authors from [80] state that "In a deep-submicron CMOS
process, time-domain resolution of a digital signal edge transition is superior to voltage resolution
of analog signals". This includes that time-domain solutions being faster [81].
Due to these challenges, the focus of research starts shifting from voltage domain to time
domain to remove either the complex op-amps [81, 82] or the stable reference voltage [21, 23].
There exist sensing techniques which involve charging/discharging a capacitor for sensing
either the voltage or the capacitance in the time domain. For example, in the U.S patent No.
20130200727A1 presented in [22, 23], the authors employ an additional control unit to charge
and discharge a constant capacitor. During the discharge process, an asynchronous counter is
driven such that the energy inside the capacitor is completely depleted; the counter is read during
this discharge period. The output code expresses the energy stored in the constant capacitor
which is directly related to the initial voltage across the constant capacitor. Similar techniques
are used to design a capacitance-to-digital converter presented in [4, 29]. The authors replace the
constant capacitor with a capacitive sensor and then this capacitive sensor drives a digital circuit
to achieve energy depletion, which is the same concept (charging/discharging the capacitor)
as the U.S patent presented previously. In these design architectures, the authors used a ring
oscillator for not only consuming energy stored in the sensed capacitor but also for directly
converting the energy of the capacitor into a digital output code. As the charging voltage supplied
at a time is constant, which is the supply voltage in [4, 29], the value of the output digital code
depends on the value of the sensed capacitance. However, in these designs, the stable voltage
still may be required for either storing the code [22, 23] or running the reference ring oscillator
during the conversion period [4, 29].
The starting point of this thesis is to identify the limitations of traditional voltage and capaci-
tance sensing techniques in the voltage domain presented previously, and subsequently explore
alternative time domain solutions, similar to [4, 22, 23, 29], but aimed at removing the stable
reference voltage and obtaining better performance.
6 Introduction
1.2 Contributions
This research will develop a new type of threshold voltage detector using a time comparison
technique to obtain the corresponding voltage information by determining the time delay. Two
threshold voltage detectors are designed to create a time comparison-based voltage level-crossing
sensor. This level-crossing sensor then forms the engine around which two more sophisticated
sensing systems are designed, a voltage monitoring system and a capacitance-to-digital converter.
The main contributions of this thesis are as follows:
1.2.1 Reference-free voltage monitoring system
• This voltage monitoring system does not require a stable Vdd , it can work under an
extensive range of energy and voltage variations, for example, the operating supply voltage
may be lower than 1.2V.
• An external stable current or voltage reference is not required, and replaced by an internal
time reference.
• This voltage sensor can track both rising and falling voltage variations.
• Circuits are carefully designed and simulated over the range of voltage from 0.85V to 1.2V,
the system was fabricated on-chip at the AMS 350nm technology node, and its operation
correctness was validated through chip testing over the same voltage range.
1.2.2 Capacitance-to-digital converter based on time comparison technique
• A novel time comparison-based capacitance-to-digital converter with internal time refer-
ence is presented in this thesis.
• This time comparison-based capacitance-to-digital converter not only reduces the mea-
surement time (76µs@7pF) but also improves the energy efficiency (10.17pJ/step) with
high resolution (11.44bits) and high linearity (R2=1).
• The voltage reference and comparison are not required during the digitalisation, which
lowers the power consumption.
• According to the result of the test of the temperature dependence, a potential application,
temperature sensor, is proposed as a future work.
1.3 Publications
The following papers have been published during this research work.
1.4 Organisation of the thesis 7
• Kaiyuan Gao, Yuqing Xu, Delong Shang, Fei Xia and Alex Yakovlev, “ Wideband dynamic
voltage sensing mechanism for EH systems, ” 2015 IEEE 25th International Power and
Timing Modeling, Optimization and Simulation (PATMOS), Salvador, 2015, pp. 185 -
192.
• Kaiyuan Gao, Delong Shang, Fei Xia and Alex Yakovlev, “ Fast capacitance-to-digital con-
verter with internal reference, ” 2016 IEEE Biomedical Circuits and Systems Conference
(BioCAS), Shanghai, pp. 264 - 267.
• Delong Shang, Yuqing Xu, Kaiyuan Gao, Fei Xia and Alex Yakovlev, “ Low power voltage
sensing through capacitance to digital conversion, ” 2016 IEEE 19th International Design
and Diagnostics of Electronic Circuits and Systems (DDECS), Kosice, 2016, pp. 1 - 6.
1.4 Organisation of the thesis
This thesis is organised as follows:
• Chapter 2:
This chapter discusses the general method of voltage sensing in the time domain, including
the background of voltage-to-frequency converter and RC-based time reference.
• Chapter 3:
This chapter is literature survey about some conventional voltage sensing techniques,
including some existing reference-free voltage sensors either in the voltage or the time do-
main. At the end of this chapter, the capacitance-to-digital converter and some conventional
conversion techniques are introduced.
• Chapter 4:
The fundamentals of time comparison-based voltage level-crossing sensor are presented
in this chapter. This chapter primarily presents the mechanisms and circuit design of two
proposed reference-free threshold voltage detectors designed to work in the time domain.
• Chapter 5:
This chapter focuses on the circuit design of the reference-free voltage monitoring system
designed by combining the proposed reference-free threshold voltage detectors and the
corresponding peripheral circuit. In addition, the chip fabrication was done in 350nm
AMS technology node, was tested successfully during the voltage increases by performing
measurements over the range from 0.85V up to 1.2V. In addition, the method (Focused ion
beam ) of chip repair are presented, and the temperature variation of the chip test is also
discussed over the temperature range from 23◦C to 100◦C at the end.
• Chapter 6:
This chapter aims to present the circuit implementation of the proposed energy-efficient
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time comparison-based capacitance-to-digital converter. It describes circuit implemen-
tation, simulation results (tested from 1pF to 10pF) and temperature variation over a
temperature range from -40◦C to 120◦C.
• Chapter 7:
This chapter summarises the contributions of this work, and also discusses the future work




This chapter provides the background information on voltage sensing in the time domain. Section
2.2.1 introduces the principle of the voltage-to-frequency converter and the three different
implementations of voltage-controlled oscillator used to convert the voltage to frequency. In
Section 2.2.2, the background of RC-based time reference is introduced.
2.2 Background of voltage sensing using time measurement
As discussed in Chapter 1, the research of voltage sensing in time domain has already shown a
certain advantage compared to the design in the voltage domain, such as fast detection [81, 83].
Compared to the voltage domain approach, the time domain voltage sensing detects voltage in
two steps; initially, the sensed voltage is converted into the time domain either as a time signal or
frequency signal, which is then determined and converted to an event pulse signal or a digital
code by a time detector or time-to-digital converter, respectively. Based on the theoretical study
of the work in this thesis, this section introduces the background of the voltage-to-frequency
converter and the background of the time constant of an RC circuit used to generate a constant
time delay.
2.2.1 Voltage-to-frequency converter
The first challenge is converting the sensed voltage into the time domain. Generally, a voltage-to-
time converter is used to generate a delayed pulse according to the sensed voltage [81]. Another
way to convert the analog voltage into a time representation is to use a voltage-controlled
oscillator. The voltage-controlled oscillator is one type of voltage-to-frequency converter used
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in many analog and digital circuits [11, 84] to generate a unique frequency or in other words
unique period of clock at each voltage level by modulating its period according to the value of
the analog voltage [85].
The ring oscillator-based voltage-controlled oscillator is a common structure which can be simply
implemented due to the easy design and integrated into standard CMOS process [12, 86]. In
addition, its frequency has better linearity with respect to the control voltage (or the supply
voltage) and can be constructed with standard logic cells [12, 87]. As the voltage-to-time
conversion engine is not within the scope of the contribution of this thesis, it should be as simple
as possible. Therefore, the ring oscillator-based voltage-controlled oscillator was selected for
converting the voltage to frequency.
The oscillation frequency of the voltage-controlled oscillator can be set to the desired value by
tuning the input voltage. Equation 2.1 shows the output frequency for ideal voltage-controlled
oscillator as follows[12, 84]:
fout = f0 +KVCO ×Vctrl (2.1)
where f0 is the free running frequency, Vctrl is the input control voltage and KVCO is the sensitivity
or gain of the voltage-controlled oscillator [12]. In a basic inverter-based voltage-controlled
oscillator (See Fig. 2.1), the Vdd is the Vctrl in Equation 2.1. However, in an MOS capacitance-
based voltage-controlled oscillator (See Fig. 2.3) and in a current starved inverter-based voltage-
controlled oscillator (See Fig. 2.5), the Vctrl is an extra variable voltage used to tune the frequency
[10, 12, 32]. Equation 2.2 shows the proportional relationship between the output frequency and
the control voltage [51, 84]:
fout ∝ Vctrl (2.2)
Thus,




where Tclk is the period of the voltage-controlled oscillator. Hence, Vctrl is proportional to 1/Tclk
at each Vctrl level; a unique period is generated according to the corresponding voltage level [28].
Basically, the generated frequency of voltage-controlled oscillator increases with increase in
input control voltage (Vctrl) and decreases with decrease in input control voltage [11, 12, 51, 88].
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Fig. 2.1 Basic inverter-based voltage-controlled oscillator copied from [10]. CG is the parasitic
capacitance of the MOS transistor at each inverter stage.
Furthermore, the fundamental equation of the frequency is derived from the structure of the
fundamental design of the voltage-controlled oscillator (See Fig. 2.1). Assume that there are
N stages in a voltage-controlled oscillator and each inverter stage yields a delay time (tD). The





During the oscillation, the operation at each inverter stage can be assumed as a process of
charging or discharging the parasitic capacitance CG through the MOS transistors treated as
switches at each inverter stage. If it is assumed that transconductance Gm of NMOS transistor is
equal to that of PMOS transistor, and the parasitic capacitor of NMOS transistor is equal to that
of PMOS transistor, each inverter stage can be simplified to a simple RC circuit as shown in Fig.
2.2.
12 Background
Fig. 2.2 Delay approximation of basic inverter-based voltage-controlled oscillator adapted from
[11, 12]. Once the input Vin of one single inverter stage is low, S2 is open and S1 is closed to
charge CG through 1/Gm. However, if the input is high, S1 is open and S2 is closed to discharge
CG through 1/Gm. The current during the charge and discharge is the value of Is.

















where N is number of the inverter stages in a voltage-controlled oscillator, CG is the parasitic
capacitor of each inverter stage, Gm is the transconductance of MOS transistors and Is is the
current flowing through the resistor in Fig. 2.2, Vdd is the power supply.
As illustrated in Equation 2.6, for a given number of stages, the oscillation frequency is controlled
by the following parameters:
• The value of Gm or the value of Is
• The capacitance of CG
• And, the value of Vdd
As the change of the resistance of 1/Gm results in the change of current Is, the common approach
generally focuses on tuning one of them (generally 1/Gm) to adjust the frequency [12, 84].
Based on these factors, three types of ring oscillator-based voltage-controlled oscillator will be
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introduced in this section. The first type is the basic inverter-based voltage-controlled oscillator
as shown in Fig. 2.1, where the odd number (N) of basic inverter was connected in series, with
the output of the last inverter fed back to the input of the first inverter. In this structure, the
parameters of the NMOS and PMOS transistors of each inverter stage are constant, and thus the
parasitic capacitor CG is also constant. The frequency of this type is a function of the supplied
voltage of Vdd . Therefore, it has the ability to generate a Vdd-dependent frequency.
The second type is MOS capacitance-based voltage-controlled oscillator as shown in Fig. 2.3,
which tunes the load capacitance at the end of each inverter stage and the third type is current
starved inverter-based voltage-controlled oscillator as shown in Fig. 2.5, which adjusts the
current by tuning the Gm during the oscillation. The first structure (Fig. 2.1) only needs one
power supply Vdd for both the powering and the controlling function (Vctrl =Vdd , Vctrl is from
Equation 2.2), and the last two structures (Figs. 2.3 and 2.5) not only need Vdd for the powering
function but also need an extra control voltage Vctrl for the controlling function.
Fig. 2.3 MOS capacitance-based voltage-controlled oscillator adapted from [13]. A NMOS
transistor-formed variable capacitor CL is added to each inverter stage.
14 Background
Fig. 2.4 Delay approximation of MOS capacitance-based voltage-controlled oscillator adapted
from [13].
Similarly, a second type of voltage-controlled oscillator is also a single end oscillator which is
same as a basic inverter-based voltage-controlled oscillator. Compared to the first type voltage-
controlled oscillator, the MOS capacitance-based voltage-controlled oscillator adds one NMOS
transistor at the output of each stage of the basic inverter-based voltage-controlled oscillator as
shown in Fig. 2.3. The added NMOS transistor is a variable MOS capacitor obtained by applying
the variable gate voltage Vctrl at the gates, producing a variable MOS capacitance; thus, with a
variable load capacitance at the output of each stage, the load capacitance at each stage will be
CG +CL, resulting in a variable delay generated in the oscillator. The delay approximation is
shown in Fig. 2.4. Hence, the oscillation frequency in terms of variable capacitor [10] is
fout =
Gm
2×N × (CG +CL)
(2.7)
where CL is equal to
Cox×CS
Cox+CS
; CS is defined as Semiconductor Capacitance. The derivation of
Equation 2.7 can be found in [13]. According to Equation 2.7, the frequency of the oscillator is
determined by three parameters in this type of voltage-controlled oscillator: transconductance
Gm, parasitic capacitance CG and variable MOS capacitance CL. For a given voltage-controlled
oscillator, Gm and CG are device parameters and constant. The output frequency depends on the
value of CL [13] by regulating Vctrl as shown in Fig. 2.3. As mentioned previously, this type
of voltage-controlled oscillator also requires a extra voltage used as a stable Vdd for powering
purpose.
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Fig. 2.5 Current-starved inverter-based voltage-controlled oscillator adapted from [14]. A current
mirror is added to each inverter stage for copying the same current to each inverter stage.
Fig. 2.6 Delay approximation of current inverter-based voltage-controlled oscillator adapted
from [15].
The first two voltage-controlled oscillators have been described previously, according to tuning
Vdd and load capacitance, respectively. Another way to control the frequency is to control the
amount of current available to charge/discharge the load capacitance at each inverter stage in
the oscillator which is named as a current starved inverter-based voltage-controlled oscillator
as shown in Fig. 2.5. In this type of voltage-controlled oscillator, the control voltage Vctrl is
used to modulate the on-resistance of the pull-down/pull-up transistor through a current mirror,
resulting in a tunable variable current. The delay approximation is shown in Fig. 2.6, and
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the variable resistor Rs is added to each inverter stage. In the current-starved inverter-based
voltage-controlled oscillator, the current Is is a variable parameter controlled by the variable
resistor Rs. The current Is used to charge/discharge the parasitic capacitance CG with a function
of the small value of Vctrl allows a small current to flow, producing a large resistance and resulting
in significant delay. Therefore, unlike MOS capacitance-based voltage-controlled oscillator, the
current starved inverter-based voltage-controlled oscillator controls its frequency by tuning the
variable bias current through changing the variable resistance [89] as illustrated in Equation 2.6
instead of adjusting the load capacitance at the output of each inverter stage.
Overall, the voltage-controlled oscillator can generate a unique frequency to correspond to any
specific voltage value in these three types, basic inverter-based type, MOS capacitance-based
type or current staved inverter-based type, with the corresponding voltages being either Vdd
or Vctrl . As this thesis primarily investigates the research of reference-free sensing technique
in an unpredictable energy environment, unstable Vdd is applied in the system. Hence, the
basic inverter-based voltage-controlled oscillator is the selected architecture for the voltage-to-
frequency converter in this thesis.
2.2.2 RC-based time reference
As the unique frequency is generated at each Vdd level in the basic inverter-based voltage-
controlled oscillator, the generated unique period can be used to represent each Vdd level.
Therefore, the challenge is moved from how to convert the voltage to frequency to how to
represent the period by a constant time delay according to the voltage level.
A constant time parameter can be implemented with a number of methods such as transistor- and
capacitor-formed delay element in [90, 18] or inverter chain-formed delay element in [28, 4]. A
simple method is using the time constant τ in an RC circuit [91] whose latency is independent of
its supply voltage Vdd [16, Chapter 11, Equation 11-6]; Furthermore, it is fairly convenient to use
a set of the predefined time constants with multiple values of τ . The value of τ in an RC circuit
will affect the charge and discharge rate of the capacitor. The value depends on the product of
the resistor R and the capacitor C [16, 92] can be expressed as follows:
τ = R×C (2.8)
where R is in ohms, C is in farads, and τ has the units of second.
As shown in Fig. 2.7, during charging and discharging, the length of time (t) depends on the
exponential function e−t/τ , and VC (the voltage across capacitor) is exponential to t [16, Chapter
11, Equation 11-7 and Equation 11-13]. With the increase of t, e−t/τ decreases and once e−t/τ
decreases to zero, the charging or discharging is complete. The Fig. 2.7 illustrates that changing
the value of τ can adjust the time so that VC reaches the 99.3% full voltage. As time constant is a
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voltage-independent value, the time delay based on the value of τ is possible to be a constant
value in an undetermined energy environment.
Fig. 2.7 The influence of time constant on the voltage in an RC circuit copied from [16]. The
larger the value of τ , the longer the time needed to charge to 99.3% during the charge state. For
the discharge state, the same influence; τ1 < τ2 < τ3 < τ4.
Therefore, the charging/discharging rate depends on τ in an RC circuit, and the value of τ which
is voltage independent will be used to generate the different constant time delays corresponding
to different voltage levels as illustrated in Equation 2.3. It will also be used in the proposed
capacitance-to-digital converter which primarily focuses on determining the time interval of the
capacitor discharging.
2.3 Summary
This chapter introduces the basics of voltage sensing in the time domain. This forms the





In this chapter, the existing voltage sensing techniques is discussed in Section 3.2 and conven-
tional design approaches of the capacitance-to-digital converter is introduced in Section 3.3.
Due to the unstable energy environment in an energy harvesting system [24], the stable voltage
cannot be easily provided in the system. The different types of reference-free voltage sensor
are listed and introduced in this chapter to address the problem of needing a reference voltage.
In addition, as discussed in Chapter 1, the capacitive sensor [30, 93, 94] is extensively used in
physical sensor, which usually requires a digitalisation block to convert capacitance to digital
code. Several conventional capacitance-to-digital converters have been introduced and discussed.
3.2 Voltage sensing techniques
Due to the extensive range of applications, the voltage sensing techniques have been developed in
different designs to meet various specifications. This literature survey will primarily discuss two
different types of voltage sensing techniques that directly compare with the method employed in
this thesis. The first is the power-on-reset circuit that detects the intersection of the predefined
threshold voltage. This thesis includes original research on voltage-crossing sensing techniques
which accomplish a similar goal. The second is the reference-free voltage sensors. Design
without reference voltage has significant advantage in an energy harvesting system as it is
difficult to obtain a stable reference voltage in an energy harvesting system. The work in the
thesis will contribute to the reference-free voltage sensing technique.
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3.2.1 Power-on-reset circuit
Considering its features of low area and power consumption, the power-on-reset circuit is a type
of conventional method used to detect the predetermined voltage level in mixed-signal integrated
circuits [8, 73, 74]. In an energy harvesting system, the power-on-reset circuit is used in the
power management unit to generate a flag signal to indicate the harvested energy level if the
measured voltage surpasses the triggering threshold voltage [19, 95]. Generally, there are three
typical designs of the power-on-reset circuit [96]:
1. The conventional design consists of a capacitor, a resistor and a pulse generator as shown
in Fig. 3.1(a).
2. The common approach uses a reference voltage, a voltage comparator and a pulse generator
as shown in Fig. 3.2.
3. The updated method uses a delay element and a voltage divider as shown in Fig. 3.1(b).
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Fig. 3.1 Power-on-reset circuit. (a) RC-based power-on-reset circuit copied from [17]. (b)
Delay-based power-on-reset circuit adapted from [18].
Fig. 3.1(a) shows a simple RC-based power-on-reset circuit. It is composed of a RC circuit and a
pulse generator formed by a cross-coupled inverter pair and a NOR gate. The RC circuit is used
to provide a sufficient ramp-up time of Vdd for the pulse generator to generate a reset signal RST .
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The pulse generator is an unstable system due to the generated divergence of the two nodes of
the cross-coupled inverter pair from the metastable point to the stable equilibrium point in the
state space when the circuit powers up. The divergence is caused because of the various noise
sources in the actual circuit. The two nodes of the cross-coupled inverter pair are connected to
a NOR gate; once the difference voltage of them is greater than a predefined value, the RST is
generated to represent the detection of the predefined voltage. A simple circuit based on an RC
circuit for voltage detection is sufficient to be used as a power-on-reset circuit. However, due to
the need for a long ramp-up time, the detection time of the predefined voltage becomes long,
which is not efficient for an energy harvesting system in which energy is unstable [18, 97].
Multiple techniques have been explored to replace the RC-based power-on-reset circuit due to
the long ramp-up time [19]. Fig. 3.1(b) and Fig. 3.2 show two common approaches used for
research currently.
Fig. 3.1(b) shows a delay-based power-on-reset circuit. This power-on-reset circuit only consists
of three transistors, two capacitors and a voltage divider. This power-on-reset circuit can tolerate
an extensive variation of Vdd ramp-up times and an extensive range of final voltage values. The
pulse of the generated reset signal RST has a desired width after a delay element. Moreover,
[18] presented a new method to programme the pulse width by adding a reasonable number
of delay elements for generating the required pulse width. Although the main contribution of
this design is remove the RC circuit and save detection time, it still has another issue which
is single threshold voltage detection. Multiple threshold voltage detection is required in the
existing system-on-chip due to the multiple supply voltage domains in the system [19, 77, 98, 99].
It is a common issue in the conventional power-on-reset circuit to detect only one threshold
voltage in the implementation. Therefore, a new approach based on the general signal voltage
reference-based power-on-reset circuit was presented in [19, 20].
Fig. 3.2 Reference-based power-on-reset circuit adapted from [19, 20].
Fig. 3.2 shows the general reference-based power-on-reset circuit used to detect multiple voltage
levels. In this design, MUX is used to select different reference voltage from the band gap
voltage reference array to achieve the detection of the predefined threshold voltage in the different
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voltage domains required in the system [19]. Subsequently, the selected voltage reference Vre f
is compared with the supply voltage Vdd to generate a compared output signal Compout which
can be used as a reset signal for the system. As Vre f also depends on Vdd , a range of Vdd may be
formed for which the Vc > Vre f when Vdd is smaller than the expected voltage of the trip point. In
this situation, the Compout is an inappropriate reset signal. Therefore, a transistor threshold-based
level detector (formed by R3 and M1) may be used to mask the incorrect Compout . The Vcrd
range is guaranteed between Vinerr (the voltage of Vre f that is just greater than Vd) and VL2H (the
voltage of Vd that is just greater than Vre f such that the power-on-reset circuit reset signal may
be changed from logic low to high) and subsequently, Compout and Vcrd are passed through
an AND gate to generate the reset signal RST as shown in Fig. 3.2. However, in low-power
applications, the circuit operating at low voltages and the voltage reference generator should have
the ability of working at a Vdd sufficiently lower than the required predefined threshold voltage
to generate a stable Vre f and then achieve a precise predefined threshold voltage detection [97].
In an energy harvesting system, at such low and unstable operating voltages, generating a stable
reference voltage is difficult as the reference voltage depends on the supply voltage [20, 22, 100].
Therefore, in order to address this issue in the generation of reference voltage, the reference-free
techniques have become a new trend for voltage sensing.
[101] presents a new sensing method without the reference voltage in the power-on-reset circuit.
This reference-free method is based on the threshold voltage of the transistor. The author uses a
simple feedback circuit to trigger the power-on-reset circuit to generate a reset signal when the
energy is sufficient to power this feedback circuit. Using this method, an extra reference voltage
is eliminated because the reference voltage is essentially the threshold voltage of transistor.
However, the limitation is obvious. First, the minimal detected voltage significantly relies on
the structure of the feedback element, which is the SR latch in [101]. Second, this method can
only detect voltage increases but not the voltage decreases. Finally, this approach has achieved
a reference-free voltage detection but cannot detect multiple voltage levels. However, this
ability is required to power different elements in a system as mentioned previously. To meet the
requirements of multiple threshold voltage detection, the voltage sensor is alternative to sense or
detect the predefined threshold voltage. In next subsection, the reference-free voltage sensors
will be introduced and discussed.
3.2.2 Reference-free voltage sensors
In the previous subsection, a voltage sensing technique power-on-reset circuit that is often
used in the system was introduced. In addition, analog-to-digital converter and voltage sensor
are another two common voltage sensing techniques. The analog-to-digital converter is a
conventional textbook voltage sensing technique used to accurately convert the voltage to a
binary code indicating the sensed voltage level [21, 68, 102]. However, this solution requires a
stable voltage for not only circuit power but also the reference signals, and the power consumption
is quit high. Therefore, this solution is not suitable for most energy harvesting systems. As this
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paper focuses on the research of voltage detection technology in the field of energy harvesting
system, the analog-to-digital converter will not be discussed in detail but only the research on
the reference-free voltage sensing technique, which is a new direction of the voltage sensing,
will be emphasised [101]. Fig. 3.3 and Fig. 3.4 present two time-domain reference-free sensors
and two voltage-domain reference-free sensors.
Fig. 3.3 Reference-free voltage sensors in time domain. (a) Adapted from [21]. (b) Copied from
[22, 23].
3.2 Voltage sensing techniques 25
As different circuits have different performance in the supply voltage environment, a new
implementation of voltage sensing technique has accordingly been presented [21, 28, 29]. In
[21], the authors present an approach to sense the voltage by using the different latencies in two
different circuits under the same supply voltage environment as shown in Fig. 3.3(a). Circuit
1 consists of a speed-independent SRAM and a control unit. The SRAM’s completion time is
determined by the supply voltage, and the control unit is used to generate the finish signal and
help the SRAM generate a trigger signal for latching Circuit 2 to output the thermometer code.
Circuit 2 is a simple inverter chain with D Flip-Flop registers connected to every second node of
the chain as shown in Fig. 3.3(a). This voltage sensor begins to sense the voltage when the Start
signal is input into Circuit 1 and Circuit 2. The SRAM cell starts the read or write operation; in
the meantime, the input value of the first inverter is flipped and flip in turn in the inverter chain
until the operation of the SRAM is complete and the Trigger signal is generated and used to
latch the circuit 2. The output of the D Flip-Flop is read to calculate the number of the flipped
inverter. Therefore, the generated thermometer code from the D Flip-Flop is used to represent the
sensed voltage. This method can achieve low voltage down to 0.2V and a fast response time up
to 872ns in the 90nm technology node. However, the circuit area is comparatively large, resulting
in higher consumption (0.78mW) compared to other three reference-free voltage sensors.
U.S Patent No. 20130200727A1 [22, 23] presents a novel reference-free voltage sensing
technique: charging/discharging a sample capacitor to power an asynchronous counter as shown
in Fig. 3.3(b). This approach uses a “run-to-death” method to sense the voltage. The measured
energy is stored into a sample capacitor by charging. Once the capacitor is fully charged, it
is disconnected from the energy source and connected to the asynchronous counter till stored
energy is completely consumed by the counter, which means that the counter is "dead". Once
this charging/discharging is complete, the generated code from the counter is used to present the
measured voltage. As this stored energy is reused to power the counter, the energy in energy
source is saved. Simultaneously, because "run-to-death" approach is used, the reference voltage
is not required such that the reference voltage is approximately zero. However, the sensing time
may be longer (98ms) as the sample capacitor has to be charged in the beginning which may
need some time. Another issue is the preservation of the output code. After the counter is "dead",
it can no longer keep the output code. An extra stable voltage powered memory is required to
save the generated code during each code generation which may consume extra high energy.
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Fig. 3.4 Reference-free voltage sensors in voltage domain. (a) Copied from [24]. (b) Copied
from [25].
In [24], the reference-free voltage sensor consists of a voltage divider, a buffer comparator and
a buffer as shown in Fig. 3.4(a). The Vdd is split into different voltage values by the voltage
divider, and each value is connected to the buffer comparator. Once the input value of the buffer
comparator is over the inversion point of the cell, the output Vcomp increases. Conversely, if the
input value is under the inversion point of the cell, the output of of the comparator decreases,
yielding a thermometer code corresponding to the measured Vdd . This approach removes the
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external reference voltage or clock by using the voltage divider to detect different predefined
voltage, which is advantageous to determine the different voltage levels; other internal parameters
can also be used to determine the voltage level, such as time delay [28, 29, 81]. However, this
method causes other issue that the circuit area is possibly large, as the number of the resistor in
voltage divider is increased with the increase of the number of the predefined voltage, and also
the number of the comparator in buffer comparator is increased due to the same reason.
In 2015, another new simple reference-free voltage sensor was presented in [25]. This voltage
sensor only consists of four transistors as shown in Fig. 3.4(b). These four transistors form a
resistive divider which generates an output normal voltage Von if the Vdd is stable. Once the Vdd
is changed, the output generates a voltage difference from Von. The author uses this feature to
generate an event pulse to represent the voltage detection by using the negative feedback formed
by connecting the gate of M1, the gate of M2 and the output. Due to the negative feedback,
whenever the output differs from Von, it will activate the corresponding transistor and drive more
current in the opposite direction. Subsequently, the voltage difference in output will be eliminated
until Von is established. Through this process, a pulse is generated to inform the detection of the
predefined threshold voltage. This reference-free voltage sensor is easy to implement and has a
small circuit area. However, this voltage sensor is more similar to a power-on-reset circuit to
detect one predefined threshold voltage without reference, as it can only detect one predefined
threshold voltage instead of multiple voltage levels during voltage sensing.
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Table 3.1 shows the overview of different voltage sensing techniques. As mentioned previously,
the reference-free voltage sensing techniques has begun attracting researchers’ attention. In the
literatures discussed, the reference-free techniques can either be implemented in the time domain,
such as in Fig. 3.3(a), using the characteristic of the different circuit and a smart solution in
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Fig. 3.3(b), using the charge/discharge time to convert the voltage into readable code or can
be implemented in the voltage domain, such as in Fig. 3.4(a), generating the internal reference
voltage instead of external reference voltage and in Fig. 3.4(b), using the characteristic of the
transistor. From the perspective of considering the complexity of the circuit design, in the
literatures, the time-domain voltage sensor is the top option due to does not require complex
analog circuits, such as amplifiers and analog-to-digital converters [23, 28, 29], which may lead
to reduced design complexity and reduced power consumption.
3.3 Capacitance-to-digital converter
Capacitance-to-digital converter is the interface circuit used in the capacitive sensor for converting
a unknown capacitor into a digital code. Generally, the sensed capacitance value (Csense) is
converted into a voltage parameter [75] or a time parameter. For example, period [103] and
frequency [4]. According to the different output signals, the different conversion architectures
are employed [9, 104] as shown in Fig. 3.5. In the flowing subsections, different capacitance-
to-digital converter architectures are discussed with examples. Particularly, the architecture for
converting to frequency will be highlighted, which is the same method used in the proposed
capacitance-to-digital converter presented in Chapter 6.
Fig. 3.5 Typical capacitance-to-digital converters architectures copied from [9]. (a) capacitance-




As the capacitance-to-digital converter can provide fine absolute resolution [76] and has good
energy efficiency [105] in the voltage domain, the conventional design of such a converter
is implemented by converting the capacitance to a voltage and then digitising the converted
voltage via an analog-to-digital converter [4, 106, 107] as shown in Fig. 3.5(a). A dual-slope
capacitance-to-digital converter is a common design integrating a dual-slop analog-to-digital
converter [26]. Basically, the dual-slope technique converts the difference between the sensed
capacitor (Csense) and the base capacitor (Cbase) [26, 108]. Fig. 3.6 shows the simplified circuit
diagram of a dual-slope capacitance-to-digital converter; the charge difference between Csense
and Cbase is fed to a Cinteg when Φs1 =0 and Φs2 = 1 and then the charge difference is removed by
iterative subtraction using Cre f until Cinteg is depleted as presented below. The code is generated
during the discharging time.
Fig. 3.6 Simplified circuit diagram of a dual slope capacitance-to-digital converter adapted from
[26].
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Fig. 3.7 Code generation copied from [26].
Fig. 3.7 shows the code generation with the depletion of charge. Before sampling, Csense and
Cbase are fully discharged by setting Φs1 =1 and Φs2 = 0. During the sampling phase (Φs1 =0 and
Φs2 = 1), the same current is generated in both sides of the current mirror, and within the same
sampling period, the charge stored in Csense is equal to the sum of charge stored in Cbase and
that in Cinteg. Hence, the different charge between Csense and Cbase is the charge stored in Cinteg,
which is Qinteg = Qsense - Qbase; Qsense, Qbase and Qinteg are the charges on Csense, Cbase and
Cinteg, respectively. In the discharge subtraction phase, Cinteg, starting with charge Qinteg, starts
subtracting the constant charge Qre f iteratively by switching on Φd1/Φd2 alternately as shown in
Fig. 3.7, and Qre f is pre-stored into Cre f by Vre f through a comparator and an NMOS transistor
before each subtraction cycle as shown in Fig. 3.6. Ultimately, the digital output code is the
total number of discharging cycles counted by a ripple carry counter used as an analog-to-digital
converter function. An example is given by [26]; the digital code is as follows:
Code = Csense−CbaseCre f (3.1)
Thus,
Csense =Code×Cre f +Cbase (3.2)
where the Cbase and the Cre f are known, and the code is recorded and readable.
Other dual slope capacitance-to-digital converter is reported in [109] to achieve a fast digital
conversion with a high accuracy (0.05%). An energy-efficient dual slope capacitance-to-digital
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converter based on a dual slope analog-to-digital converter is presented in [107], which has
17-bit high resolution. Capacitance-to-voltage-digital-based capacitance-to-digital converter has
various advantages such as high resolution (17 bits in [76]), energy-efficiency (1.8pJ/step in
[110]), etc. However, in order to achieve the above advantages, a complicated circuit design and
a larger circuit area (0.105mm2 in [103]) may be required in the circuit design process which
may result in a long conversion time (6.4ms in [26]). Therefore, the recent implementations
designed in the time domain started using full digital conversion methodology for converting the
capacitance to digital code as reported in [4, 27, 28, 30, 111]. This full digital capacitance-to-
digital conversion approach can offer low complex circuitry, small area (0.05 mm2 in [103]) and
fast conversion time (0.945µs in [4]) [4, 30, 103]. In the following sections, the time-domain
capacitance-to-digital converters related-works will be discussed.
3.3.2 Capacitance-to-period-to-digital
Fig. 3.8 Simplified block diagram of a capacitance-to-period-based capacitance-to-digital con-
verter copied from [27].
One of the designs in the time domain is converting the capacitance to period, and then digitising
the converted time into the digital code [27, 103, 112]. Fig. 3.8 shows a simplified block diagram
of a capacitance-to-period-based capacitance-to-digital converter. It consists of a current source
Iint , an operational transconductance amplifier used as an integrator, a voltage comparator and a
logic control with the additional functionality of clock generation. During phase ϕ1, the sensed
capacitor (Csense) is connected to the supply voltage (Vdd); the charge of Vdd × Csense is charged
into Csense. In phase ϕ2, Csense is connected between the integrator and the Vss, resulting in the
charge of Csense ×Vdd being transferred to the integration capacitor Cint , as shown in Fig. 3.8,
causing the output of the integrator to step up [27]. As a constant integration current source is
applied, the charge stored in Cint is removed until the Vint is reduced to its original level. Fig.
3.9 shows the associated waveforms of a capacitance-to-period-based capacitance-to-digital
converter [27].
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Fig. 3.9 Associated waveforms of a capacitance-to-period-based capacitance-to-digital converter
copied from [27]. (Re-drawn version of Fig.1 in [27]).
A voltage comparator is used at the output of the integrator to track the operation of Vint , and
subsequently the output of the comparator is fed to a logic control unit to generate the phases ϕ1
and ϕ2; in the meantime, this unit can generate the clock for digitisation, as shown in Fig. 3.9.
The time interval Tmsm is between the start of ϕ2 and the point when Vint crosses the threshold of





Thus, this time interval Tmsm is measured and digitised by counting the number of clock cycles
of the internal clock generator through the output data signal Dout as shown in Fig. 3.8. A
digital counter can easily achieve this in a microprocessor [27]. The capacitance-to-period-based
capacitance-to-digital converter is quite flexible in that the resolution can be easily tuned by
applying a different clock generator during the digitalising process [43, 113]. In addition, this
type can be used to converter a large input capacitance range (2000pF in [114], 300pF in [115])
with high resolution (16 bits in [114] and [115]). However, compared to the voltage conversion-
based approach, the period conversion-based approach has less energy efficiency (139pJ/step in
[27]) and long conversion time (100ms in [115]). The sensing completion time, or response time,
is important. When sensing a changing signal, the sensing action must be fast enough in order to
obtain the complete profile of the sensed signal, according to the Nyquist-Shannon sampling
theorem [116]. Therefore, a fast conversion technique has been presented in [4, 28, 111] using
inverter chain or oscillator to convert the capacitance to frequency for the digitising process.
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3.3.3 Capacitance-to-frequency-to-digital
As mentioned in the previous section, converting capacitance to frequency is another recent
method in the time domain. This section presents an example using a delay-chain discharge
method; this type of capacitance-to-digital converter is a fully digital design based on monitoring
the discharge process through a ring oscillator powered by a fully charged capacitor (Csense). The
number of discharging cycles, within the precharged voltage discharges to a known and fixed
voltage (Vre f ) is linear with the Csense.
Fig. 3.10 General block diagram of a delay-chain discharge capacitance-to-digital converter
adapted from [28, 29].
[28] presents an approach to detect the process of discharging from a high voltage (Vhigh) to
a reference voltage (Vre f ) as shown in Fig. 3.10. The sensed capacitor (Csense) is directly
connected to Vhigh by switching Precharge and Discharge, and Csense is initially charged to Vhigh
and discharges gradually as the oscillation of the ring oscillator by opening Precharge. The ring
oscillator draws the charge from Csense, gradually lowering the voltage on Csense and resulting in
the slowing down the oscillation of ring oscillator. In addition, there is another Vre f powered
reference delay that generates a constant frequency as the applied stable Vre f , and then these two
generated frequencies are fed to the delay comparator. A counter records the transitions of ring
oscillator until the period of the Vct powered ring oscillator is larger than (or equal to) the period
of the Vre f powered ring oscillator and then outputs the code (Dout).
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Fig. 3.11 Associated waveforms of a delay-chain discharge capacitance-to-digital converter
copied from [29, 30].
Dout is equal to the number of transitions of ring oscillator while Vct discharges from Vhigh to
Vre f , as shown in Fig. 3.11. Qi is equal to Vi × Csense when processing to step i, and at step i+1,
Qi+1 = Vi+1 × Csense + Vi+1 × Cp where Cp is the parasitic capacitor of the inverter chain [30].
As Qi = Qi+1, the following equation is determined as follows:





As Vi+1 =Vi × (1− k), then,
k = CpCsense+Cp (3.6)
In addition, the discharge process is modelled by the following equation:
Vlow =Vhigh × (1− k)n (3.7)
where n is the number of steps taken to discharge from Vhigh to Vre f . Furthermore, the formula
(1− k)n can be rewritten based on the Taylor series as follows:
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3×2×1 + ... (3.8)
If nk << 1, (3.8) can be shortened as 1− nk. As Vhigh and Vre f are known and constant, the
(1− k)n is a constant derived from (3.7). Assuming that nk << 1, then 1−nk is constant, and




n is linearly proportional to Csense [30].
This delay-chain discharge capacitance-to-digital converter technique may achieve low power
consumption as it reuses the energy initially stored in the Csense to power the ring oscillator.
However, an additional ring oscillator delay-chain and a reference voltage are required to provide
a constant reference delay time in this method, which may still increase the power consumption
and complexity of the circuit.
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Table 3.2 shows the overview of different capacitance-to-digital converters. From the perspective
of considering the conversion time and energy efficiency, the capacitance-to-frequency-to-digital
technique is a better alternative. However, in the literature, this type of capacitance-to-digital
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converter needs a stable reference voltage to power the ring oscillator. Consequently, they
may be unable to operate in the energy harvesting system. In this thesis, the same concept,
charging/discharging a sensed capacitor to operate a current-starved voltage-controlled oscillator,
is used to design a fast energy-efficient capacitance-to-digital converter presented in Chapter 6.
3.4 Summary
This chapter reviews recently published work on voltage sensor and capacitance-to-digital
converter. The limitations of each reviewed design are identified. Special emphasis is placed on
the existing design of a reference-free voltage sensor without a stable Vdd reported in [21, 23–25]
as reference points for comparison with the method presented in Chapters 4 and 5. In addition,
the time domain technique can be extensively used in many areas such as capacitance-to-digital
converter. Chapter 4 of this thesis presents a novel technique of this type. Some conventional
designs have been presented in this chapter, and time domain capacitance-to-digital converter
[4, 29, 30, 111] has been highlighted in the end, which will guide the proposed design of the
capacitance-to-digital converter in Chapter 6. An expected design specifications summary of the
proposed voltage sensor and the capacitance-to-digital converter is listed in 3.3.
Table 3.3 Expected design specifications of the proposed voltage sensor and capacitance-to-digital
converter.
Voltage Sensor
Fabrication technology 350nm AMS technology node
Unstable Vdd 0V∼1.2V
Sensed voltage range 0.5V∼1.2V
Frequency Low frequency (<5kHz)
Resolution 25mV
Capacitance-to-digital Converter
Fabrication technology 350nm AMS technology node
Operate voltage 1.8V
Predefined low voltage 1V
Sensed capacitance 7pF
FoM Less than 100pJ/step comparted to [27]





As discussed in the previous chapters, the reference-free voltage sensing technique has become a
new interesting research area due to the advantages of low power, small area and no required
stable voltage [21, 23, 24, 101]. This chapter proposes a new reference-free voltage level-crossing
sensing technique based on time-comparison and investigates how the change of frequency in
voltage-controlled oscillator as a function of Vdd can be used to determine the voltage level. This
voltage sensing technique seeks to achieve voltage level-crossing sensing without a reference
voltage in the time domain. This voltage level-crossing sensor not only detects the voltage
increases but also voltage decreases using two separate threshold voltage detectors, and it can be
used to detect multiple voltage levels with the support of related circuits as discussed in Chapter
5.
The proposed sensing method is based on two steps: (i) converting Vdd to frequency by the
existing basic inverter-based voltage-controlled oscillator introduced in Chapter 2, and (ii)
detecting the unique period generated by the corresponding predefined threshold voltage. In this
chapter, the proposed voltage detector using a sensing technique for determining a predefined
constant time delay which is equal to the period generated by the voltage-controlled oscillator
when powered by the predefined voltage, which is different from the US patent [23] using a
"run to death" method that depletes the restored energy on the constant capacitor and counts the
depletion time using an asynchronous counter, and the counted code represents the voltage of the
constant capacitor. This method cannot be directly used for detecting the crossing of arbitrary
voltage levels as it essentially senses the crossing of approximately 0 volts. The proposed voltage
detector in this chapter uses a constant predefined time delay applied as a time reference during
the detection. Therefore, this voltage sensing technique uses a fixed time as an internal reference
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instead of a conventional voltage, so that the conventional reference voltage can be discarded. An
arbitrary target voltage value for crossing detection can be set by setting the fixed time reference.
The remainder of this chapter is organised as follows. Section 4.2 contains the overview of
the voltage level-crossing sensor and describes the function of each component in this sensor.
In Section 4.3, the methodology of threshold voltage detection is presented and Section 4.4
describes the circuit implementation. Finally, conclusions complete the chapter.
4.2 Overview of time comparison-based voltage level-crossing
sensor
Fig. 4.1 Block diagram of the proposed time comparison-based voltage level-crossing sensor.
The input is the unstable Vdd to be sensed known as the input DC in system, and the outputs
are Eventup and Eventdn used to indicate the detected voltage for DC-DC converter for the
voltage regulation as shown in Fig. 1.2. clk is a Vdd-dependent clock generated by voltage-
controlled oscillator. DEup and DEdn are clk delayed edge by delay element used to determine
the predefined threshold voltages. Eventup and Eventdn represent the predefined threshold
voltage for voltage increases and voltage decreases, respectively, when Vdd crosses through the
predefined threshold voltages. The predefined threshold voltages are named as Vthup and Vthdn in
the example discussed below.
Fig. 4.1 shows the block diagram of the proposed time comparison-based voltage sensor. This
proposed voltage sensor is powered by an unstable Vdd . It consists of one voltage-controlled
oscillator, one delay element and one sensing element. The delay element includes one Delayup
generator for Vdd increases and one Delaydn generator for Vdd decreases, respectively. Similarly,
the sensing element consists of two threshold voltage detectors as well; one is used to detect Vthup
during Vdd increases and other one is used to detect Vthdn during Vdd decreases. This proposed
voltage level-crossing sensor will be the core element of the reference-free voltage monitoring
system (in Chapter 5) to detect the crossing of multiple predefined threshold voltages, and the
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threshold voltage detector (down) will be the primary element of the time comparison-based
capacitance-to-digital converter (in Chapter 6).
As discussed in Chapter 2, the voltage-controlled oscillator can generate a unique frequency at
each powered voltage level and keep changing its frequency with the change of the Vdd , which
means that the period of clk (T in Fig. 4.2 and Fig. 4.3) increases as the Vdd decreases and the
increase of Vdd causes the decrease in the clk’s period [11, 51]. The clk is the input of the delay
element (See Fig. 4.1) that is an RC circuit. As the RC time constant is a voltage-independent
value [16, Chapter 11, equation 11-6], the RC time constants will be used as constant time
delays, Delayup and Delaydn, generated from the delay element for detecting Vthup and Vthdn,
respectively. These two time delays are applied to clk, when clk passes through the delay
element. Two new signals are generated by the delay element, DEup and DEdn as shown in Fig.
4.1. These two new generated signals are the two inputs of the sensing element as shown in
Fig. 4.1. In addition, clk is one input of the sensing element as well. In the sensing element,
the threshold voltage detector (up) compares the DEup with clk. If the rising edges of both
overlap, the threshold voltage detector (up) generates an event pulse (Eventup) to represent that
the predefined Vthup is detected (See Fig. 4.2). Similarly, the threshold voltage detector (down)
generates a event pulse (Eventdn) when the rising edges of DEdn and clk are overlapped. The
Eventdn pulse is used to represent the detection of Vthdn as shown in Fig. 4.3.
4.3 Threshold voltage detection
This section essentially introduces the theory and method of predefined threshold voltage
detection. It includes two subsections; threshold voltage (Vthup) detection during Vdd rising, and
threshold voltage (Vthdn) detection during Vdd falling.
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4.3.1 Detect threshold voltage Vthup during voltage rising
Fig. 4.2 Timing diagram of detecting Vthup during Vdd rising. Delayup is assumed as a constant
delay between clk and DEup, and it is generated by the Delayup generator in Fig. 4.1. Vdd
increases from V0 to Vthup.
Fig. 4.2 shows the timing diagram from the given points of the proposed threshold voltage
detector (up) detailing its desired operation during Vdd increase. Vthup is a predefined threshold
voltage which implies that the Vthup should be detected when Vdd increases to Vthup from a lower
voltage, for example, from V0 to Vthup in Fig. 4.2. clk and DEup serve as the two inputs of the
threshold voltage detector (up) (See Fig. 4.1), and the voltage crossing is detected by comparing
the two time period inputs.
Assume that the system starts working at time t0 and Vdd is V0 at this moment as shown in Fig.
4.2. Vdd increases from V0 to Vthup crossing through V1, V2 and V3 in sequence. Note that the
period of clk decreases as the Vdd increases as discussed in Section 2.2.1, Chapter 2. Therefore,
in this example, as shown in Fig. 4.2, TV1 > TV2 > TV3 > TVthup . The Delayup is applied to delay
the generation of the rising edge of clk, resulting in generating the delayed edge DEup (See Fig.
4.2). Before Vdd increases to Vthup, the predefined constant Delayup is less than the period of
each clock of clk. For example, at time t2, the period of clk is TV1 (= t2 - t0), the Delayup is
less than TV1 as shown in Fig. 4.2. Similarly, when Vdd increases to V2 at t4 and to V3 at t6, the
period of clk is TV2 and TV3 , and the Delayup is less than them. Once Vdd is increased to Vthup, the
period of clk is TVthup (= t7 - t6). At this moment, the predefined Delayup is same as TVthup , and
thereby the rising edges of clk and DEup overlap, resulting the Detected signal to be generated
in Eventup to represent Vthup. This is the main principle of detecting the predefined Vthup.
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With the increase of Vdd , the period of clk decreases, and thereby the phase difference ϕ (=
T −Delayup in Fig. 4.2) between the rising edge of DEup and the first rising edge of clk after
the cycle of DEup becomes shorter and shorter until it disappears. It is for this reason that the
rising edges of clk and DEup are likely to overlap. For example, ϕ1 = TV1 - Delayup, ϕ2 = TV2 -
Delayup, ϕ3 = TV3 - Delayup and ϕ4 = TVthup - Delayup. As TV1 > TV2 > TV3 > TVthup and Delayup
is a constant value, the relationship between the ϕs should be ϕ1 > ϕ2 > ϕ3 > ϕ4. Eventually,
ϕ4 approximately becomes zero as the TV1 decreases to TVthup and Delayup is predefined as
TVthup . Therefore, at t7, TVthup and Delayup become same, and TVthup is the period when Vdd
increases to Vthup. In other words, when ϕ approximately decreases to ‘0’, the predefined Vthup
is approximately achieved as shown in Fig. 4.2. Therefore, the constant Delayup is a kind of
reference time to determine the predefined Vthup. It is clear from this figure that the reference
time should be set to Delayup = TVthup to detect Vthup. To summarise, to detect any predefined
threshold voltage, the reference time is set to the clock period corresponding to that voltage.
4.3.2 Detect threshold voltage Vthdn during voltage falling
Fig. 4.3 Timing diagram of detecting Vthdn during Vdd decreases. Delaydn is a constant delay
between clk and DEdn, and it is generated by the Delaydn generator in Fig. 4.1. Vdd decreases
from V0 to Vthdn.
Fig. 4.3 shows the timing diagram of predefined Vthdn detection when Vdd falls. Vthdn is a
predefined threshold voltage which means that the Vthdn should be detected when Vdd decreases
to Vthdn from a higher voltage. For example, from V0 to Vthdn in Fig. 4.3.
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Similarly, the threshold voltage detector (down) (See Fig. 4.1) also compares the two inputs, clk
and DEdn, and there is a constant delay Delaydn between these two inputs which is a reference
time (Explained in Section 4.3.1) to detect Vthdn in this example. As explained previously, a
decrease in the Vdd will result in an increase in period of clk. Therefore, the period of clk,
TV1 < TV2 < TV3 < TVthdn in Fig. 4.3 which is opposite to Vthup detection in Fig. 4.2. In addition,
the reference time Delaydn is different to the reference time Delayup in Vthup detection. Here,
the Delaydn is greater than one cycle of period of clk and less than two cycles of period of clk
(See Fig. 4.3) as the period increases with the decrease in Vdd which is different from Delayup as
shown in Fig. 4.2.
As can be seen in Fig. 4.3, Vdd is V0 at t0, and Vdd decreases from V0 to Vthdn crossing through
V1,V2 and V3 in sequence. As the period of clk increases and Delaydn is constant, the phase
difference ϕ (= Delaydn −T in Fig. 4.3) decreases. Once the Vdd crosses through Vthdn, the
period (TVthdn) of clk at Vthdn overlaps with Delaydn and ϕ approximately equals to zero (ϕ4
≈ 0 as shown in Fig. 4.3), which is same as Vthup detection such that Dealyup = TVthup at the
stop event. In the meantime, the Detected signal is generated in Eventdn which implies that the
predefined Vthdn is detected at t7. Therefore, similarly, the reference time Delaydn should be set
to the clock period corresponding to the predefined Vthdn.
For both rising and falling threshold detection, it is possible to have non-ideal cases where a
clock edge does not coincide with ϕ=0. In such cases, up to one more period of clk is required
to register the fact that the threshold voltage has been crossed.
4.4 Circuit implementation
This proposed reference-free time comparison-based voltage level-crossing sensor is imple-
mented on AMS 350nm CMOS technology.
4.4.1 Basic inverter-based voltage-controlled oscillator
Fig. 4.4 Circuit diagram of the basic inverter-based voltage-controlled oscillator adapted from
[11, 31]. The function of the proposed voltage-controlled oscillator is used to generate a Vdd-
dependent clk.
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This proposed voltage level-crossing sensor targets low frequency detection to verify the proposed
sensing mechanism. The frequency range selected is below 5KHz in the experiment. Meanwhile,
as this proposed voltage level-crossing sensor is designed to sense unstable Vdd as shown in Fig.
4.1. Therefore, the structure of basic type inverter-based ring oscillator whose generated output
frequency (clk in Fig. 4.4) is related to Vdd [32, 84] is a suitable choice for my purpose.
The design of this voltage-controlled oscillator is adapted from [11, 31] as shown in Fig. 4.4.
This voltage-controlled oscillator is a single-ended delay stages ring oscillator powered by sensed
Vdd , and it consists of five basic inverters with the output of the fifth stage fed back to the input
of the first one as shown in Fig. 4.4. CL is added to limit the output frequency [88]; based on the
simulation results, the value of CL is 430pF.
Fig. 4.5 Curve fitting of Vdd-dependent frequency in different corners. Vdd is increased from
0.8V to 1.2V. The generated frequency of TT corner is increased from 0.3KHz @0.8V to 4.3KHz
@1.2V.
According to Fig. 4.5, going by the TT corner, the generated frequency equation in cadence can
be used to determine the reference time Delay due to the good linearity. R2 = 0.99 as shown in
Fig. 4.5. The Delay can be easily determined by Equation 4.1.
FT T = 10.1×V −7.9 (4.1)
where FT T is the Vdd-dependent frequency (kHz) of TT corner. V is sensed Vdd(V).
According to 4.1, the calculated period can be determined as shown in Table 4.1. This calculated
period is used to predefine the Delay during voltage sensing.
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Table 4.1 Calculated period according to Equation 4.1.
















Because of the internalisation of reference, the quantitative behaviour of such a voltage-controlled
oscillator is dependent on process variations. As shown in Fig. 4.5, different corners produce
different versions of equation 4.1 with different coefficients. This indicates that sensors based
on this type of internal time reference require calibration before or during use. The need for
calibration is a necessary price to pay for not requiring stable Vdd and not requiring external
references.
4.4.2 Single delay generator
Fig. 4.6 Circuit diagram of delay generator. The function of the delay generator is to generate a
RC time constant.
Since there is no stable Vdd during voltage sensing, the generated delay should be voltage-
independent. The RC time constant generation is used to design the delay generator because of
voltage-independence as introduced in Chapter 2 which will be confirmed through the experi-
ments below. As shown in Fig. 4.6, the Vdd-dependent clk is fed to the delay generator via an
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inverter. The reason to invert clk is that there is no need to sense the entire period of clk when
Vdd reaches the predefined threshold voltage; sensing the half period of clk can also determine
the predefined threshold voltage because the half period is known due to the known entire period
of clk when Vdd reaches the predefined threshold voltage. The equation of the constant delay
time can be adapted from Equation 2.8 as illustrated below:
Delay ≈ k×Rre f ×Cre f +Delayinverter (4.2)
where Delay is the delayed time (reference time); Rre f and Cre f are resistance and capacitance,
respectively, used in the RC circuit to generate the required time constant. Cre f is equal to
1.4nF in this delay generator example, but can be tuned to other values given implementation
considerations such as available silicon area, sensor response time, sensor resolution, etc. k is
the coefficient of generating the delay at each voltage level in a given digital circuit. The value
of k can be measured from the experiment. The Delayinverter is the delay time generated from
those three inverters in Fig. 4.6.
In this design, the assumption is that the RC time constant is independent of the unstable Vdd .
In other word, the delayed time (Delay) should be constant against the Vdd . In addition, due to
the extra three inverters added, the final may be impacted by the Vdd . Therefore, a verification
experiment was conducted to verify the generation of the constant delay time. The experiment
involved testing the same sets of RC values under different Vdd and then checking the difference
in time delay generated due to the voltage difference.
Fig. 4.7 Verification of RC delay time under different Vdds. This figure presents simulated results
to prove the stability of the constant delay time generated by the RC circuit under different Vdds.
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Fig. 4.7 shows the delay time against Vdd applying different values of resistor with the same value
of capacitor (1.4nF). Vdd increases from 0.8V to 1.2V with 0.1V increment, and the resistances
are 50kΩ, 60kΩ, 70kΩ and 80kΩ, respectively. The results show that the generated delay time
remains almost constant with different RC values. Hence, the delay generated from the extra
three inverters can be ignored during the generation of the constant delay time. According to
Equation 2.8, the τs are equal to 70µs, 84µs, 98µs and 112µs, corresponding to the values of R
as shown in Table 4.2. It has been shown that the value of k is approximately 0.5 regardless of
the values of Vdd and R.
Table 4.2 Data for verification of constant delay time.
Vdd (V) R (kΩ) C (nF) τ (µs) Delay (µs) k = Delay / τ
1.2 50 1.4 70 36.22 0.52
1.2 60 1.4 84 43.46 0.52
1.2 70 1.4 98 50.68 0.52
1.2 80 1.4 112 57.92 0.52
1.1 50 1.4 70 35.58 0.51
1.1 60 1.4 84 42.67 0.51
1.1 70 1.4 98 49.75 0.51
1.1 80 1.4 112 56.85 0.51
1 50 1.4 70 35.08 0.51
1 60 1.4 84 42 0.5
1 70 1.4 98 48.91 0.5
1 80 1.4 112 55.82 0.5
0.9 50 1.4 70 35.06 0.5
0.9 60 1.4 84 41.84 0.5
0.9 70 1.4 98 48.6 0.5
0.9 80 1.4 112 55.34 0.49
0.8 50 1.4 70 36.07 0.52
0.8 60 1.4 84 42.78 0.51
0.8 70 1.4 98 49.47 0.5
0.8 80 1.4 112 56.11 0.5
Due to the constant value of k and small delay difference generated from inverters, the Equation
4.2 can be rearranged as follows:
Delay ≈ k×Rre f ×Cre f (4.3)
where k is equal to 0.5. The estimated Rre f is shown in Table 4.3.
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Table 4.3 Estimated Rre f according to Delays.
Predefined
threshold voltage (V)
Estimated Rre f (kΩ)
Delay (ms) = Period / 2
















4.4.3 Threshold voltage detector (up)
Fig. 4.8 Circuit diagram of the proposed threshold voltage detector (up). The function of this
proposed voltage detector is to achieve the methodology of voltage detection shown in Fig. 4.2.
The proposed threshold voltage detector (up) for voltage increase detection is shown in Fig.
4.8. The design of this detector is based on the ‘Shadow Register’ approach, and is derived
from the structure of the phase detector (PD) reported in [118]. This resulting threshold voltage
detector (up) consists of four D Flip-Flops (DFs), one inverter and one XOR Gate. On the left is
DF1 which is a data source. It is used to store and toggle the data along with clk. The second
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DF2 immediately to the right of DF1 is used to store the value at the positive edge of clk. The
DF3 is located at the bottom of DF2. This D flip-flop is designed as a shadow register and is
used to capture the inverted data (D12) at the positive edge of the reference time delayed edge
(DEup). Finally, these two outputs (D21 and D22) are compared by passing through the XOR
Gate, and the comparison result is captured by DF4; in the meantime, the event signal (Eventup)
is generated. A detection example is illustrated in Fig. 4.9, which describes the detection of a
threshold voltage based on the predefined Delayup during voltage increases. Meanwhile, the
mechanism of detecting a threshold voltage during voltage decreases can be designed by the
same principle. Here, the internal Delayup is related to the predefined threshold voltage (Vthup)
as explained in Section 4.3.1.
Fig. 4.9 Timing diagram of operation of the proposed threshold voltage detector (up). a. Non-
detected waveforms during the threshold voltage detection; b. Detected waveforms during the
threshold voltage detection.
As mentioned in Section 4.4.2, there is no need to detect the entire period of clk; detecting half
the period of clk can also determine the predefined threshold voltage. Fig. 4.9a shows that
the phase difference ϕ is generated because Delayup is less than 1/2Tclk of clk at t3. For this
ϕ , the formed window D3 is pulled down and is captured by clk; thereby, the Eventup signal
is not generated. In other words, the frequency does not change beyond the predefined range,
which means that clk remains the same (non-changed voltage), or the change is too small (kept
in a certain range). The window D3 is formed by D21 and D22 with logic low after passing
through the XOR gate, in which clk will be sitting inside, without setup and hold violations.
4.4 Circuit implementation 51
Consequently, the event signal is low, which indicates that the targeted voltage is not detected.
D21 is generated as the positive edge of clk captures D11 as shown in Fig. 4.9. At t0, clk captures
the previous state (logic ‘0’) of D11, resulting in D21 changing to low, and D11 at t3 is logic ‘1’
resulting in a logic ‘1’ in D21. D22 is generated by the positive edge of DEup which captures D12
(inverted D11) as shown in Fig. 4.9. For example, at t2, DEup captures the state of D12 resulting
in the logic ‘0’ in D22.
Note that the positive edge of clk is getting closer to the DEup with the increase in Vdd as the
frequency increases. Fig. 4.9b shows the detected waveforms of the threshold voltage detection.
1/2Tclk changes and approaches the predefined value (Delayup) and thereby the ϕ decreases.
Eventually, clk and DEup rise simultaneously, and ϕ reduces to zero. Once ϕ becomes zero,
the window D3 disappears, and clk can only capture the logic ‘1’ from D3. Subsequently, the
Eventup signal generates a logic ‘1’ which indicates the detection of the predefined threshold
voltage as shown in Fig. 4.9b at t8.
4.4.3.1 Simulation results of Vthup detection
Fig. 4.10 Vdd waveform over time. In this experiment, Vdd increases from 0.8V to 1.2V in 170ms.
The predefined threshold voltage is 0.95V, and the Delayup is equal to 0.301ms.
Having introduced the aforementioned design approaches, a simulation was conducted for
illustrative purpose, and the results are depicted in Fig. 4.11. The predefined Vthup is 0.95V as a
example in this simulation, the Delayup is 0.301ms as shown in Table. 4.3 and the calculated
period of clk is 0.602ms when Vdd reaches 0.95V as shown in Table 4.1. Therefore, once 0.95V
is detected, the period of clk should be approximately equal to 0.602ms.
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Fig. 4.11 Simulated operation of the threshold voltage detector (up). The zoomed-in figure shows
the detected period. ϕ is decreased from 2.2µs to 0.8µs which becomes shorter and is detected
as discussed in Section 4.3.1.
Fig. 4.11 shows that the detected signal is generated in Eventup when Vdd almost reaches 0.95V.
Due to the processing latency during the detection, the Eventup pulse cannot be generated at
the proper predefined Delayup as described in theory. The detected period in the schematic
simulation is shown in Table 4.4. The comparison between the detected period in schematic
simulation and the calculated period is shown in Fig. 5.22. This figure also shows the comparison
between the detected period in post simulation and in chip test.
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4.4.4 Threshold voltage detector (down)
Fig. 4.12 Circuit diagram of proposed threshold voltage detector (down). The function of this
proposed voltage detector is to achieve the methodology of voltage detection shown in Fig. 4.3.
Fig. 4.12 shows the circuit diagram of the proposed threshold voltage detector (down). The
design of this detector is similar to the design of threshold voltage detector (up) as shown in Fig.
4.8. Comparing these two threshold voltage detectors, differences can be found in two aspects:
first is the stored value for DF3. In Fig. 4.8, the stored value of DF3 is inverted D11. However,
here this value is D11 generated from DF1 as shown in Fig. 4.12. The second is the trigger signal
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of DF4, for the threshold voltage detector (down); DF4 is triggered by DEdn as shown in Fig.
4.12, but in threshold voltage detector (up), clk is used to trigger DF4 (See Fig. 4.8). Other than
these, the rest are unchanged.
Fig. 4.13 Timing diagram of operation of the proposed threshold voltage detector (down).
Detected waveform during the threshold voltage detection is shown here.
Fig. 4.13 provides an example operation of the threshold voltage detector (down). With decrease
in Vdd , the period (Tclk) of clk increases, as shown in Fig. 4.13. The period of clk is Tclk with
initial value Tclk0 (= t2 − t0) and next period is Tclk1 (= t4 − t2) as shown in Fig. 4.13. Delaydn is
set according to 1/2Tclk0 < Delaydn < 1/2Tclk0 +Tclk1 due to the half period detection presented
in Section 4.3 and Section 4.4.2. Initially, when the first pulse of DEdn is generated at t3, clk is
already in the second period. At this point D22 = D21 and D3 = ‘1’, resulting in generating an
initial pulse (Initial) in Eventdn. This only happens once when the threshold voltage detector
(down) is initialising. Subsequently, in general, at the point of sampling by DEdn, D3 = ‘0’
because ϕ > ‘0’, and D22 is delayed by ϕ after D21, resulting in D22 = D21. As Tclk increases,
eventually 1/2Tclk = Delaydn, ϕ = ‘0’ and the rising edge of DEdn catches up with that of clk
at t9. At this point D3 = ‘1’, because D22 = D21. Therefore, the positive edge of DEdn catches
this ‘1’ resulting in a Detected pulse generated in Eventdn which indicates the detection of the
predefined threshold voltage as shown in Fig. 4.13 at t9.
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4.4.4.1 Simulation results of Vthdn detection
Fig. 4.14 Simulated operation of the threshold voltage detector (down). The zoomed-in figure
shows the detected period. ϕ decreases from 1.5µs to 0.3µs becoming shorter and is detected as
discussed in Section 4.3.2.
In the simulation results of Vthdn detection, the predefined threshold voltage is 0.95V as shown
in Fig. 4.14 which is the same as Vthup detection in Section 4.4.3.1. The Vdd waveform is
same as the Vthup detection. However, the Vthdn is detected when Vdd decreases. Fig. 4.14
shows the Detected signal which is generated to represent the Vdd which already reached the
predefined 0.95V. Overall, the threshold voltage detection does not influence Vthup detection
or Vthdn detection. The detected signal can be generated to represent the predefined threshold
voltage within next cycle when the positive edges of clk and DE are overlapped. Fig. 4.15 shows
the detection of 0.95V during Vdd increases and decreases.
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Fig. 4.15 Detection of 0.95V during Vdd increases and decreases.
4.4.5 Process variations
The process variations may affect the final threshold detection in the proposed voltage level-
crossing sensor. Therefore, the effect of the process on the proposed voltage level-crossing
sensor are investigated with different process corners. The simulation showed the maximum
variation at FF (Fast NMOS and Fast PMOS) and SS (Slow NMOS and Slow PMOS) corners
when detecting 0.95V. Fig. 4.16 shows the corner simulations of proposed voltage level-crossing
sensor for detecting 0.95V. The deviation from the detected level of 0.95V on the typical corner
is 130mV less than 0.95V for the FF corner and 230mV more than 0.95V for the SS corner.
This further confirms that the internalisation of references causes them to be dependent on PVT
variations. These types of sensors therefore require post-manufacture calibration [8].
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(a) Detected Vth is 0.82V in corner FF.
(b) Detected Vth is 1.18V in corner SS.
Fig. 4.16 Corner simulations of proposed voltage level-crossing sensor for detecting predefined
Vth = 0.95V at typical corner. (a) In FF corner simulation, the detected voltage level is 0.82V
less than the predefined 0.95V. (b) In SS corner simulation, the detected voltage level is 1.18V
larger than the predefined 0.95V.
4.5 Conclusion
In this chapter, a new voltage sensing technique based on the ability of the voltage-controlled
oscillator to generate a unique period of clock under variable Vdd was developed. By detecting
the unique period under the predefined threshold voltage, reference-free implementation of the
proposed voltage level-crossing sensor frees it from the requirement for a reference voltage or
any external stable power supply. This voltage level-crossing sensor consists of one voltage-
controlled oscillator, two Delay generators and two threshold voltage detectors. This proposed
reference-free voltage level-crossing sensor can detect single predefined threshold voltage. The
key feature of this method is that the voltage sensor is entirely powered by the unstable sensed
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Vdd , and the speed of oscillation reflects this voltage. The internalisation of references predictably
causes a need for sensor calibration, essentially presenting the user with a choice of trading
off requiring a stable Vdd and/or an external reference with sensor calibration. This proposed
reference-free voltage level-crossing sensor will be used as the core element to design a multiple
threshold voltage detector. It is the resolution of the difference between two neighbouring points
presented in Chapter 5.
Chapter 5
Reference-free voltage monitoring system
5.1 Introduction
In Chapter 4, a new type of reference-free voltage level-crossing sensor was presented (See
Fig.4.1) to determine the crossing of a predefined threshold voltage by using a constant time
delay in the time domain. This proposed voltage level-crossing sensor can only sense the
crossing of a single voltage level. However, continuous voltage sensors with the ability to sense
multiple voltage levels may be needed in energy harvesting system [19, 21, 22]. To achieve
multi-detection of threshold voltage level using this proposed voltage level-crossing sensor, the
corresponding peripheral circuit has been designed and presented in this chapter.
The remainder of this chapter is organised as follows: Section 5.2 will present the overview
of this reference-free voltage monitoring system and its methodology of voltage monitoring.
In Section 5.3, the circuit implementation and the physical implementation are presented, and
Section 5.4 shows the experimental results including the method of the chip repair. In the last
two sections, 5.5 shows the temperature variation, and 5.6 summarises this chapter.
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5.2 Reference-free voltage monitoring system
5.2.1 Overview of the reference-free voltage monitoring system
Fig. 5.1 Block diagram of the proposed reference-free voltage monitoring system. Time
comparison-based voltage level-crossing sensor is used to sense the predefined threshold volt-
age presented in Chapter 4. The reference control unit updates the resistance value applied
in the delay element of time comparison-based voltage level-crossing sensor to generate new
delay corresponding to the next predefined threshold voltage; meanwhile, the thermometer code
(SW1,SW2,SW3) is generated as output to represent the detected voltage. Similarly, the input
voltage is an unstable Vdd from the input DC as shown in system diagram Fig. 1.2. The output is
the Event signals and the thermometer code. The DC-DC converter can either use Event signals
or use thermometer code to regulate the Vdd .
Fig. 5.1 shows the block diagram of the proposed reference-free voltage monitoring system.
It consists of the proposed time comparison-based voltage level-crossing sensor and reference
control unit. The reference control unit updates the resistance value for the next sensing round.
Once the redefined threshold voltage is detected, the Event signal is generated and fed to the
delay controller in the reference control unit, and then the thermometer code is generated to
represent the detected voltage; this thermometer code will be used to reconfigure the resistor
bank to generate the new resistance value according to the next predefined threshold voltage.
The new generated resistance value will be applied to the delay element located in the time
comparison-based voltage level-crossing sensor as shown in Fig. 5.1. This new resistance value
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can generate a new reference time Delay with the capacitor in Equation 4.2 as shown in Fig. 4.6.
Therefore, the Delay can be tuned following the different predefined threshold voltage.
5.2.2 Sensing mechanism
The voltage sensing algorithm using the time comparison methods given in previous sections is
presented in Table 5.1:
Table 5.1 Algorithm of the sensing mechanism
Algorithm of the time comparison process
Loop forever
1. Generate two reference times (Delayup and Delaydn), one for the next
faster frequency Fup, and one for the next slower frequency Fdn ;
2. Wait until either
a. Rising half threshold voltage detector detects period overlapping with
Delayup; generates Eventup;
b. Falling half threshold voltage detector detects period overlapping with
Delaydn; generates Eventdn;
3. Update to new reference time of next predefined threshold voltage point;
End loop
The working principle of reference-free voltage monitoring system is based on the algorithm as
shown in Table 5.1. Each sensing round starts with the system having determined the current value
of the period of clk and hence Vdd . Two subsequent Delays are then generated corresponding to
the subsequent predefined threshold voltages. Delayup pertains to Vdd rising by one precision
voltage ∆V (See Fig. 5.2(a)) and Delaydn pertains to Vdd falling by one ∆V. When Vdd changes
by one ∆V in either direction, the rising or falling threshold voltage detector generates the
corresponding event based on the period of clk crossing either one of these reference times. The
last step updates the reference time for sensing the next predefined threshold voltage and the
process repeats. There is no obligation that the ∆Vs for rising and falling detection are the same
or constant across the range. They are programmable to the degree supported by the available
programmable resistance values in the delay unit. This thesis investigates the same constant ∆V
for both rising and falling Vdd situations without losing generality.
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Fig. 5.2 Sensing mechanism operation analysis of the proposed reference-free voltage monitoring
system. (a) An example of Vdd’s waveform over time, increasing from 0V to V2, then down
to V1, and finally up to V2. (b) Change of period of clk corresponding to Vdd . (c) Change of
predefined Delay as a function of period of clk. (d) Functions of thermometer code: 1. indicating
the detected voltage. 2. updating Delay. (e) Generation of Event signal according to detected
predefined voltage.
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Fig. 5.2 is an example of voltage sensing according to the algorithm in Table 5.1. The change
of Vdd in (a) results in the period of clk changing from large (at low Vdd) to small (at high Vdd),
then from small to large and back to small again as shown in (b).
Once the sensor starts sensing, the reference control unit generates two reference times, Delayup
and Delaydn as discussed in Section 4.3. In (c), once the period of clk catches up Delayup,
Eventup is generated to indicate Vdd increases to the first predefined voltage V0, and the generated
Eventup signal triggers the delay controller in the reference control unit to move forward in the
thermometer code from ‘000’ to ‘001’ as shown in Fig. 5.1. This thermometer code, on the one
hand, represents V0 and, on the other hand, helps the resistor bank generates new Delayup and
Delaydn for the next sensing round as shown in Fig. 5.1. Subsequently, in the same manner, V1
and V2 are indicated.
The highest predefined threshold is V2 in this example. After Vdd rises to V2, the thermometer
code is ‘111’with three ‘1’s in the least significant bits. A smaller new Delayup and a larger new
Delaydn are generated with relevant values for sensing either V3 (Vdd increases) or V1 (voltage
decreases) as shown in (a) and (c). The figure (d) represents the zoom-in.
In (a), after V2, although Vdd increases, it does not reach V3, so the period of clk does not catch
up V3-related Delayup. Consequently, Eventup at V3 is not generated (See in (e)). After slightly
increasing, the voltage decreases as shown in Fig. 5.2(a), and eventually, the period of clk
increases sufficiently to match Delaydn. The Eventdn signal is generated to indicate that Vdd
decreases to V1. Thereafter, as Vdd keeps decreasing, at each crossing point (V0 in example), a
new Eventdn signal is generated to indicate a new voltage V0. The subsequent changes in Vdd
including further increasing will generate appropriate time comparisons on the same principles
leading to the event pulses shown in (e) of Fig. 5.2.
The precision voltage ∆V is defined as the difference in the voltage value between two detected
threshold voltages, and therefore the first detected voltage V0, as shown in Fig. 5.2(a) should be
fixed and known. Once the Eventup pulse is generated, it means that the predefined threshold
voltage is detected and the preset ∆V is determined; in the meantime, the thermometer code
is updated. The updated thermometer code can be used to calculate the detected voltage. For
example, if the first predefined voltage is V0 and detected then the thermometer code is updated
to ‘001’ as shown in Fig. 5.2(d) and (e). Thereafter, the second Eventup is generated and the code
is changed to ‘011’. Similarly, the code is changed to ‘111’ when the third Eventup is generated.
Each single generated code (‘1’) represents one ∆V during voltage detection as shown in Fig.
5.2(a) and (e). To sense Vdd decreases, the generated Eventdn indicates Vdd drops one precision




0 0 ⩽ n < 1
V0 +(n−1)×∆V 1 ⩽ n ⩽ nmax
(5.1)
64 Reference-free voltage monitoring system
where Vdetc is the nth detected voltage. V0 is the first detected voltage. ∆V is the precision
voltage and n is the number of ‘1’s in the thermometer code. nmax is the number associated with
the predefined voltage (the upper end of the voltage monitoring range). As three voltages are
predefined, nmax is equal to 3 in the proposed voltage-free voltage monitoring system.
5.3 Circuit implementation
The circuit implementation of the time comparison-based voltage level-crossing sensor has been
presented in Chapter 4. This section will present the circuit implementation of the reference
control unit. As shown in Fig. 5.1, the reference control unit consists of two elements. The first
is the resistor bank presented in Subsection 5.3.1, and second is the delay controller presented in
Subsection 5.3.2.
5.3.1 Resistor bank
The reference time Delay is a very significant factor in the proposed sensing mechanism. The
higher its precision requirement, the more sophisticated the delay generator needs to be. There
are many methods which can implement tunable delays. Because of the unstable Vdd in the
proposed reference-free voltage monitoring system, the simple RC delay circuit is a good choice
because its latency is independent of the supply voltage as discussed in Section 4.4.2
5.3.1.1 Multiple RC delay generator
In Chapter 4, the voltage level-crossing sensor is proposed to detect a single predefined threshold
voltage; only one set of resistor and capacitor is needed for the predefined voltage as shown
in Fig. 4.6. However, in this chapter the multiple voltage sensor is proposed; this means that
multiple reference times are required to detect different predefined voltages. To provide more
predefined voltage-related reference time, a multiple reference RC delay generator is proposed
in this section.
Compared to the single reference time generator as shown in Fig. 4.6, this multiple reference
RC delay generator uses a resistor bank rather than only one resistor, each resistor in the resistor
bank corresponds to a predefined voltage-related reference time as shown in Fig. 5.3.
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Fig. 5.3 Circuit diagram of multiple RC time reference (Delayup) generator. This RC time refer-
ence generator (See Fig. 5.1) can be programmed to generate different delay times corresponding
to the connected resistor. Basically, more resistors are connected in parallel, resulting in a smaller
value of total resistance generated; thereby, the smaller delay is generated.
Fig. 5.3 shows the circuit diagram of the multiple reference times generator. It consists of one
resistor bank and one fixed capacitor. As DEup needs to be updated according to the predefined
voltage during every new voltage detection round, the RC delay value needs to be tunable. RC
programmability is achieved by having multiple resistors in the resistor bank which can be





where DEup is the reference time according to the predefined voltage for the next detection
round; Rtotal.up is the total resistance which can be set to achieve DEup. The estimated values of
Rtotal.up have been shown in Table 4.3, and here Cre f .up is 1.4nF.
5.3.1.2 Programmable resistor bank
Fig. 5.4 Architecture of programmable resistor bank. The programmable resistor bank (See Fig.
5.1) consists of a set of switches connected to the resistor bank. The number of switches depends
on the number of predefined voltages. In the explanation below, assume that n predefined
voltages are present.
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Fig. 5.4 shows the architecture of a programmable resistor bank, the required DEup for each
detection round is generated by triggering the switches S0, S1, S2, etc. In order to derive the
output terminal either to a low or high voltage equally well, these switches are composed of a
transmission gate which combines an NMOS and PMOS transistor into a signal switch [119, 120].
The capacitance Cre f .up is constant during the voltage detection, and we only need to change the
resistance of the programmable resistor bank to assemble the required DEup. The total resistance










Here, in (5.3), it is assumed that n resistors are connected during this detection round. The
thermometer code (e.g. SW0, SW1, SW2, SWn) is used to control switches, as apparent from Fig.
5.4. Different combinations of these signals can generate different DEup that is used to detect
the different predefined voltages in the proposed reference-free voltage monitoring system.
Fig. 5.5 Reconfiguration of reference time based on the updated thermometer code. When the
sensor starts working, S0 is switched on by SW0 to detect the first predefined voltage. With the
thermometer code moving forward, more and more resistors are connected corresponding to the
predefined voltages. The generation of thermometer code will be presented in Section 5.3.2 as
shown in Fig. 5.10.
In the beginning, S0 is closed by triggering signal SW0 and R0 connected to the circuit for
detecting the first predefined voltage V0 (See Fig. 5.2). Hence, DEup is Rup0 × Cre f .up at this
moment and V0 is also set as an initial voltage Vinit = V0. The first detected voltage will be
set as an initial voltage to be detected, which can be used to determine the further targeted
voltages. As SW0 needs to be pulled up to logic ‘1’ when the reference-free voltage monitoring
system starts working, SW0 can be connected to the start signal of the entire system in the
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proposed reference-free voltage monitoring system. In other words, SW0 is logic ‘1’ until the
reference-free voltage monitoring system stops working. According to this, the thermometer
code may exclude SW0, and SW1 is the first bit in the thermometer code. Once SW1 is logic ‘1’
the output thermometer code is ‘00...01’ and the Vinit is detected. The SW1 connects the second
resistor Rup1 to the circuit. Then the new DEup will be is 1 / (1 / Rup0 + 1 / Rup1) × Cre f .up
updated for the next voltage detection round as explained in subsection 5.2.2, and the second
detected voltage will be Vinit + ∆V, and the thermometer code will be changed to ‘00...11’ once
the second detected voltage is detected as shown in Fig. 5.2(d). Hence, with the increase of Vdd ,
the thermometer code accumulates further until all the predefined voltages are detected.
5.3.2 Delay controller
Fig. 5.6 Block diagram of delay controller, which has three trigger units (tr1, tr2 and tr3). These
trigger units are used to generate SW1,SW2 and SW3 as shown in Fig. 5.1. Each trigger unit
consists of one code processor and one D Flip-Flop. The code processor’s function is processing
relevant data according to detected voltage for the D Flip-Flop which stores the data and generates
the SW s. A shift signal is generated by Eventup and Eventdn passing through an OR gate and
a buffer to advance or recede the thermometer code. A buffer is used to generate a delay for
waiting till the code processor finishes data generation.
The delay controller (See Fig. 5.1) plays a significant role in the reference control unit. The
function of this delay controller is used not only to advance or recede the thermometer code to
represent the detected voltage but also to control the generation of reference time according to
the next sensing round as illustrated in Fig. 5.2 (c) and (d).
As this proposed reference-free voltage monitoring system is designed to continuously sense three
voltage values, the delay controller includes three trigger units with the function of generating
each single code in the thermometer code. As introduced previously, all the trigger units are
triggered by the Shi f t signal generated by the Eventup signal and Eventdn signal. More Eventup
signals are generated, more trigger units are switched on, and on the other hand, more Eventdn
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signals are generated, more trigger units are switched off. This feature of the delay controller
will be used to tune the reference time in Subsection 5.3.1. The structure of the trigger unit is
shown in Fig. 5.7.
Fig. 5.7 Circuit diagram of the first trigger unit in Fig. 5.6. This code processor is used to
generate a corresponding signal (b0) to generate SW1 once the D Flip-Flop is triggered by Shi f t
signal.
Fig. 5.7 shows the circuit diagram of the code processor in first tr1, it consists of three AND
Gates, two inverters and one OR Gate. This trigger unit has three inputs, Eventup, Eventdn and
Shi f t, and one output SW1. The Shi f t signal is generated irrespective of generating Eventup
or Eventdn as shown in Fig. 5.6. Initially, before generating SW1, b0 is logic ‘0’. If Eventup is
generated, the signal b0 pulls up to logic ‘1’ by the code processor; in the meantime, Shi f t is
generated to trigger D Flip-Flop to catch b0 thus generating logic ‘1’ in SW1. On the other hand,
if Eventdn is generated, the code processor pulls b0 down to ‘0’ and thus b0 is passed to SW1 by
triggering D Flip-Flop. The operating details of the code processor will be shown in Fig. 5.8.
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Fig. 5.8 Operating waveform of the first trigger unit used in Fig. 5.6. This figure shows the work
process of the generation of SW1.
As evident from the figure, the operating waveform of the trigger unit is shown for the example
in Fig. 5.8. Initially, switch SW0 is logic ‘1’, SW1 and SW2 are logic ‘0’. There is no action from
Eventup and Eventdn to trigger the trigger unit. Once the Vdd starts increasing, SW0 pulls up to
logic ‘1’ automatically from the initial condition for detecting Vinit . Generally, SW0 is connected
to a start signal which is treated as logic ‘1’. When Vdd increases to Vthup, the Eventup signal is
pulled up to logic ‘1’ to trigger the AND Gate on the left-hand side in Fig. 5.7 to generate Req
as shown the step 1 in Fig. 5.8. Once Req is generated, a0 remains the same, and the generated
Req pulse pulls up a1 (See step 2) to trigger the OR Gate to generate b0 as shown in step 3 in
Fig. 5.8. In the meantime, the Shi f t signal is generated by the Eventup signal, which triggers the
D Flip-Flop to catch b0 and pull up the signal SW1 as shown in step 4. Similarly, the predefined
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voltage Vthdn is detected during Vdd decreases, the Eventdn signal is pulled up, resulting in SW1
being pulled down with the same work process as that when Eventup generated as shown in Fig.
5.8.
Fig. 5.9 The proposed trigger unit was simulated using 350nm AMS library. In this figure, the
generation of SW1 is shown when the predefined voltage (950mV) is detected.
As this proposed reference-free voltage monitoring system is supposed to sense the voltage in
energy harvesting system, the energy should be accumulated from zero in the super capacitor
as shown in Fig. 1.2, and therefore the Vdd increases first and then may decrease or continue to
increase or keep stable. Table 5.2 shows the truth table of the delay controller. This truth table
indicates an example of switching on/off the control signal SW1 and SW2.
Table 5.2 Truth table of delay controller
Event.up Event.dn Req a0 a1 b0 SW0 SW1 SW2 SW3
0 0 0 0 0 0 1 0 0 0
1 0 1 0 1 1 1 1 0 0
0 0 0 0 0 0 1 1 0 0
1 0 1 0 1 1 1 1 1 0
0 0 0 0 0 0 1 1 1 0
0 1 0 0 0 0 1 1 0 0
0 0 0 0 0 0 1 1 0 0
0 1 0 0 0 0 1 0 0 0
0 0 0 0 0 0 1 0 0 0
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(a) Generation of SW s during Vdd increases.
(b) Generation of SW s during Vdd decreases.
Fig. 5.10 Delay controller operation. In this simulation, the ∆V is 25mV, and the estimated
Rre f and Delay are from Table 4.3. (a) SW1,SW2 and SW3 are pulled up when three predefined
voltages Vthups are detected. (b) SW1,SW2 and SW3 are pulled down when three predefined
voltages Vthdns are detected.
Fig. 5.10 shows the simulation results of the delay controller. As discussed, this proposed
reference-free voltage monitoring system is designed to detect three predefined threshold voltages.
In this figure, the three predefined voltages are 975mV, 1V and 1.025V with 25mV increment
whenever the Vdd increases or decreases. The results show that the proposed reference-free
voltage monitoring system has met our expectation: the SW s are switched on/off when the
predefined voltages are detected. It can properly move forward/backward the thermometer code
(See Fig. 5.1) to tune the reference time Delay according to the predefined voltages as shown in
Fig. 5.4. The adjustment of the reference time Delay with the detection of the predefined voltage
has been detailed in the chip measurement section as shown in Fig. 5.20 and 5.21.
For instance, in our chip test, Vinit is 975mV, ∆V is 25mV, and the final targeted voltage is
1.025V, which is Vinit + (3-1) × ∆V . Therefore nmax is 3, implying that the reference-free voltage
monitoring system may detect three possible voltage crossings 975mV, 1V and 1.025V (See
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Fig. 5.20). Before the first Eventup is generated, the code is ‘000’. There are zero ‘1’s in the
code, and therefore Vdetc is ‘0’. Once the first Eventup pulse is generated, and updates the code
to ‘001’ there is one ‘1’ in the code, and Vdetc is changed to Vinit that is 975mV. Similarly, when
the second targeted voltage is detected, the second Eventup is generated, resulting in two ‘1’s in
the code. Vdetc equals to 1V which is 975mV + (2-1) × 25mV. Here, 25mV is ∆V and 2 is the
number of detected voltages (n). If the voltage continues to increase, the third detection step will
eventually detect the crossing of 1.025V in the same fashion before the voltage goes out of range
for the monitoring system.
5.3.3 Physical implementation of the proposed reference-free voltage mon-
itoring system
The reference-free voltage monitoring system designed in this chapter was fabricated at the
350nm AMS technology node. The layout of the entire system and the physical verifications were
completed using the Cadence Virtuoso set of tools. The resulting layout of the reference-free
voltage monitoring system as shown in Fig. 5.11 covers an active area of 0.0155µm2. As
discussed, the proposed reference-free voltage monitoring system is supposed to function in a
harsh environment with insufficient energy; the unstable Vdd is applied as shown in Fig. 5.11.
The chip is designed such that the off-chip capacitors and resistors may be used for testing
purposes as a back-up solution in case the on-chip RC circuits encounter malfunctions. The extra
pins are added to connect the off-chip resistors and capacitors as shown in Fig. 5.11. The final
step in the physical design flow is the physical verifications (Layout verse schematic (LVS) and
Design Rule Check (DRC)).
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Fig. 5.11 Layout of the reference-free voltage monitoring system. The extra pins are used to
connect the off-chip resistors and capacitors in case the on-chip resistors and capacitors cannot
provide proper values. The design is implemented in the 350nm AMS technology node and
covers an area of 350.5µm by 44.2µm.
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5.4 Measurement results
This section discusses the chip test to validate the operation of the reference-free voltage
monitoring system. Section 5.4.1 discusses the chip repair process, which can be a shared
experience for other researchers who may need chip repair. Section 5.4.2 shows the micrograph
of the fabricated chip and denotes its active area. Section 5.4.3 briefly discusses the printed
circuit board (PCB) used to hold the chip during the testing. Section 5.4.4 presents the setup of
the chip test including the equipment and test range of Vdd . Finally, Section 5.4.5 examines the
operating performance, including logic oscillation, sensing operation, response time and power
consumption, respectively.
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5.4.1 Chip repair
Fig. 5.12 Micrograph of the error’s position. In the fabricated chip, three GND pads and three
power supply pads are used. Two of the power supply pads are used to power all the pads in the
chip, and the last one (Pad 7) is used to power the core design only. The errors are marked and
zoomed-in in this figure.
Fig. 5.12 shows the errors during making the layout of the chip. Pad 4 and Pad 7 are connected
to the core by GND path and Vdd path, respectively, for powering the system. Two extra vias
(Error1 and Error2) were placed between Metal1 and Metal2 on these two pads connects to the
core as shown in the zoomed-in figure in Fig. 5.12. Error1 connects the ground to the Metal2
in Pad 4, and Error2 connects the Vdd to the Metal2 in Pad 7. However, these two Metal2s are
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connected by Metal3 through via and also connected to other two power supply pads as shown
in Fig. 5.12, resulting in the ground, Vdd and other power supply pads being shorted by Metal3.
Focused ion beam (FIB) is a common method for via cutting. Two solutions can be used in this
case. The first solution cuts both the errors and then reconnects the ground to Pad 4 and Vdd to
Pad 7 by Metal1. The second solution cuts Error1 only and keeps Error2, which means that
Pad 4 is disconnected from the core. As there are three ground pads designed in the system
as shown in Fig. 5.12, cutting Error1 can still use the rest of the ground pads. However, both
these solutions may give rise to unpredictable issues. For instance, the first solution has a high
risk in the reconnection because the process of reconnection needs to be performed manually.
However, on such a small chip, the operator can easily cause offset errors and damage the pads
around Pad 4 and Pad 7. The second solution cannot measure the power consumption of the
pads and core, respectively. However, in the fabricated design, there are three pads for power
supply which is better for measuring the power consumption for pads and core, respectively. As
an extra via (Error2) added in Pad 7, these three power supply pads are connected as shown in
Fig. 5.12. Therefore, to keep Error2 in the second solution, three pads of the power supply are
still connected through Error2, and the measurement of power consumption will include both
pads and core without differentiation. Finally, the second solution was selected in order to not
risk total failure, and the fixed chip micrograph is shown in Fig. 5.13. The discrepancy between
simulated and measured power shown in Fig. 5.25 may be related to this decision.
Fig. 5.13 Fixed chip micrograph. The Error1 has been removed in Pad 4.
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5.4.2 Fabricated chip
Fig. 5.14 Micrograph of the proposed reference-free voltage monitoring system with on-chip
resistors and capacitors in 350nm AMS technology node. The dirt dropped due to the chip repair
have been marked in this figure.
Fig. 5.14 shows the micrograph of the die. The chip contains voltage-controlled oscillator,
two proposed threshold voltage detectors, a delay controller, resistor switches, resistors and
capacitors as shown in Fig. 5.11. The occupied area of the voltage monitoring system is
0.016mm2, 0.0022mm2 of which is covered by the voltage-controlled oscillator, 0.0023mm2 by
the threshold voltage detectors, 0.0014mm2 by the delay controller, 0.0038mm2 by the resistor
switches and 0.0063mm2 by the Vdd/GND paths together. Independent of the reference-free
voltage monitoring system, the on-chip resistors and capacitors occupied 0.177mm2 together as
shown in Fig. 5.14.
5.4.3 Printed circuit board
A two-layer printed circuit board (PCB) was designed and fabricated for the testing of the chip,
covering an area of 165.99mm by 105.41mm. An array of female headers was used for the
off-chip component connection as the off-chip resistor bank and capacitors are used as a backup
solution as discussed in Section 5.3.3. Fig. 5.15 shows the PCB layout from the top and bottom
views.
78 Reference-free voltage monitoring system
Fig. 5.15 PCB layout. The female headers, test pins, chip holder and Vdd have been marked.
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5.4.4 Test setup
Fig. 5.16 Test Setup. The PCB is connected to a waveform generator (Keysight 33500B) that
provides the unstable Vdd to simulate a harvested energy from the environment, an oscilloscope
(Agilent DSO-X 2014A) and off-chip resistors and capacitors.
Fig. 5.16 shows the setup used in the experimental testing of the chip. The PCB is connected to
a waveform generator (Keysight 33500B), an oscilloscope (Agilent DSO-X 2014A) and off-chip
resistors and capacitors. This partially repaired test chip can only detect predefined voltages
when the Vdd increases by using off-chip resistors and capacitors as its on-chip resistors and
capacitors, and the falling voltage sensor does not work. The possible reason for this is that the
lid of the die was opened for repairing the chip, and the top of the chip was broken and dirt fell
on the top of the chip as shown in Fig. 5.14. The chip repair has a very low success rate. Five
samples were sent for repair. Two of them were found completely damaged when the lid of the
chip was opened. Two of them were damaged during the repair process. Only one of them was
repaired to the point that it could be tested in the setup as shown in Fig. 5.14. The details of chip
repair have been presented in Section 5.4.1. The oscilloscope was used to monitor the digital
information generated by the test chip.
The Keysight 33500B waveform generator is used to generate the required Vdd used in the testing
i.e a typical testing input is illustrated in Fig. 5.17, assuming that the Vdd is accumulated from
0V to 1.3V in 2s under a nominal temperature of 27◦C in the energy harvesting system. In the
chip test, the predefined voltages are set within the range of 0.85V to 1.2V with 25mV increment
(the ∆V is set to be 25mV). For example, 0.85V, 0.875V, 0.9V, 0.925V and so on as shown
in Fig. 5.18. To show the operation performance of the chip test, the predefined voltages of
975mV, 1V and 1.025V are used for discussion, respectively. Therefore, the estimated Delays
are 261µs, 231µs and 207µs for 975mV, 1V and 1.025V, respectively, as shown in Table 4.3.
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These three predefined voltages will be used as an example to show the voltage detection of the
reference-free voltage monitoring system in Section 5.4.5.2.
Fig. 5.17 Testing input (Vdd) generated by Keysight 33500B waveform generator. The test range
of Vdd is from 0.85V to 1.2V with 25mV increment.
Fig. 5.18 The illustration of the predefined voltages in the chip test. The predefined voltage
should be detected in order starting from 0.85V with 25mV increment till 1.2V. In the design of
the fabricated chip, only three different predefined voltages can be detected after each manual
setting of the reference time.
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5.4.5 Operating performance
5.4.5.1 Logic oscillation
The performance of voltage-controlled oscillator is a crucial factor in the entire voltage monitor-
ing process. This section compares the voltage-controlled oscillator in the Cadence tool and that
in the tested chip. The voltage test range of Vdd varies from 0.85V to 1.2V with 50mV increment.
Fig. 5.19 compares the frequency characteristics of chip measurement and Cadence simulations.
Fig. 5.19 Logic oscillation in simulation and measurement.
As evident from Fig. 4.19, the chip measurement results are very similar to the simulation results
at the TT corner. The fitted equations have very close coefficients and the TT corner simulation
equation can actually be used to estimate chip behaviour with high confidence. Because of the
internalisation of references, sensors of this type are affected by process variations and require
characterisation and calibration. However this example fabricated chip returned results much
closer to the TT corner than the other corners. The following discussion compares the measured
results with simulation results at the TT corner only. The comparison of the frequency variation
between the measured result and the simulated result is shown in Table 5.3.
Table 5.3 Comparison of voltage-controlled oscillator between Cadence simulation (corner TT)
and chip measurement.
Simulated Measured
Mean (KHz) 2.4 2.5
Standard Error (KHz) 0.45 0.44
Standard Deviation (KHz) 1.28 1.25
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Comparing the simulated results to the measured results, all the main factors are slightly different.
Table 5.3 shows small standard error in both simulated results and measured results, and the
difference of the standard error between simulation and measurement is only 11Hz. The
difference of standard deviation is approximately 30Hz, and the means of simulation and
measurement are similar. Therefore, the designed specifics of the voltage-controlled oscillator
are achieved, and it works correctly on the fabricated chip.
5.4.5.2 Sensing operation
As discussed in Section 5.16, the predefined voltages 975mV, 1V and 1.025V are used as
examples to show the voltage detection of the reference-free voltage monitoring system in this
section. Therefore, the first detected voltage (Vinit) is 975mV, and the detection voltage precision
(∆V) is 25mV in the experiment as discussed in Section 5.16; this implies that the Eventup should
be pulled up three times when the Vdd crosses through 975mV, 1V and 1.025V, respectively.
Fig. 5.20 Voltage detection over time. The voltage-controlled oscillator starts oscillation when
Vdd increases to 662.5mV. The Eventup has been pulled up three times to indicate three predefined
voltages; 975mV, 1V and 1.025V have been detected.
Fig. 5.20 shows the captured waveform of the detection of these three predefined voltages. The
voltage-controlled oscillator starts oscillating when Vdd crosses 662.5mV, which implies that for
the system to start sensing voltage, Vdd should be at least 662.5mV and the lowest detectable
voltage can be 662.5mV in theory. Based on the sensing methodology presented in Section 4.3.1,
when the half period of clk crosses through the first predefined Delayup = 261µs (See Table
4.3 when predefined voltage is 975mV), the first Eventup pulse is generated, which represents
Vdd = 975mV. Subsequently, Delayup is updated to detect the next predefined voltage which is
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1V (975mV + 25mV). Similarly, once the second Eventup pulse is generated, the Delayup is
updated 207µs, that is, half the period of clk when Vdd increases to 1.025V. The adjustment of
the Delayup is presented in Fig. 5.21 using the detected 975mV as an example.
Fig. 5.21 Reference time (Delayup) adjustment with voltage sensing. In this figure, the predefined
voltage is 975mV used for illustration. Delayup1 is the predefined reference time for 975mV
and Delayup2 is the predefined reference time for 1V. Eventup is generated to tune the reference
control unit as shown in Fig. 5.1, resulting in updating the reference time to Delayup2. Compared
to the theoretical waveforms earlier in Fig. 4.9, Delayup in Fig. 4.9 is Delayup1 in this figure.
The predefined voltage has been detected when the period of clk is overlapped with the calculated
period (the calculated period = t8 − t6 in Fig. 4.9(b)).
Fig. 5.21 shows the adjustment of delay when the system is monitoring 1V from the detected
975mV. Here, the predefined voltage is 975mV whose Delayup1 is supposed to be 261µs and the
calculated period should be 522µs as shown in Table 4.1; however, because of the processing
latency during the detection, the Eventup pulse cannot be generated at the proper predefined
Delayup1 as described in theory. Generally, Eventup is pulled up after one cycle as shown in
Fig. 5.21. Once the Eventup pulse is generated, Delayup will be tuned to a new value which is
Delayup2 = 231µs for detecting 1V in the new sensing round. It is apparent that the DEup almost
disappears before Eventup is pulled up, however, it starts to re-oscillate after Eventup pulse is
generated based on the new Delayup2 as shown in Fig. 5.21.
84 Reference-free voltage monitoring system























































































































































































































































Table 5.4 shows the comparison between the calculated period (See Table 4.1) and the detected
period from chip test. For the predefined voltages, the maximum percentage of error is 26.1% at
0.85V, and the minimum percentage of error is 0.2% at 1.025V. The maximum percentage may
cause a voltage sensing error of approximately 23mV under simulation. This is very close to ∆V
(25mV) and further demonstrates the need for post-fabrication of sensors of this type.
To establish a more complete context, these results are further compared with those obtained
through post layout simulation. This comparison is shown in Table 5.5.
5.4 Measurement results 85




















Compared to the detected period in schematic simulation (See Table 4.4), the detected periods in
post layout simulation (See Table 5.5) are slightly less than the detected periods in schematic
simulation. The biggest difference is 131µs at 0.85V and the smallest difference is 9µs at 1.2V
as shown in Fig. 5.22. Therefore, the lower difference is produced at a higher predefined voltage
within the tested voltage range from 0.85V to 1.2V.
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Fig. 5.22 Comparison of the detected period with the calculated period. Three different recorded
detected periods: from the schematic simulation as shown in Table 4.4, from the post layout
simulation as shown in Table 5.5 and from chip test as shown in Table 5.4, respectively. The top
subfigure shows the detected period for detecting predefined voltage from 0.85V to 1.2V, and the
predefined voltage in the zoomed-in figure is from 1.05V to 1.2V.
Fig. 5.22 shows the comparison of three detected periods (recorded from schematic simulation,
from post layout simulation and from chip test) with the calculated period. Most of the detected
periods in schematic simulation and post layout simulation are greater than the calculated period
as shown in Fig. 5.22. In the schematic simulation, the detected period is less than the calculated
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period only when the predefined voltages are 1.15V, 1.175V and 1.2V, respectively. In post
layout simulation, when the predefined voltages are 1.075V, 1.1V, 1.125V, 1.15, 1.175 and 1.2V,
the detected periods are less than the calculated period as shown in the zoomed-in figure in
Fig. 5.22. However, in chip test, all the detected periods are less than the calculated periods,
and the difference between the detected period in post layout simulation and the calculated
period increases significantly when sensing 0.85V, 0.875V, 0.9V and 0.925V as shown in Fig.
5.22. Based on the comparison in Fig 5.22, the detected period is significantly related to the
characteristics of the circuit fabrication. Therefore, the calibration is necessary to achieve proper
detection of the predefined voltages in the proposed reference-free voltage monitoring system.
5.4.5.3 Response time
Fig. 5.23 Response time measured from the oscilloscope. The response time is the time between
Vdd reaching the predefined voltage and Eventup being generated as shown in Fig. 5.24. The
time is measured by the oscilloscope Agilent DSO-X 2014A as shown in Fig. 5.16.
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Fig. 5.24 Definition of response time in the chip test.
The response time as measured in the chip test illustrates that the detection can be completed
between 14ms and 16ms within the tested range from 0.85V to 1.2V. Fig. 5.23 shows the
variation trend of the response time. The maximum response time is about 15.4ms at 875mV,
and the minimum is approximately 14.2ms at 1.175V, as shown in Fig. 5.23. As can be seen, the
response time remains around 15.2ms before Vdd = 1V and then decreases to 14.4ms when Vdd
is over 1V. Instead of falling monotonically with the rising Vdd as would be expected for CMOS
components, the response time falls in general but with ups and downs. This is because the time
comparison method is ultimately discrete in terms of the number of voltage-controlled oscillator
cycles. The presented system shows significant improvements in terms of response time over
existing solutions even when the existing solutions are measured at higher voltages, for instance,
the power-on-reset-based voltage tracker. In [121], the response time is around 70ms at 3V and
in [122], the response time is up to 200ms at 1.8V and 2.5V.
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5.4.5.4 Power consumption
Table 5.6 Comparison of power consumption between measured results and simulated results.









Table 5.6 shows the power consumption of the reference-free voltage monitoring system under
different voltage levels from 1.2V down to 850mV obtained from Cadence simulations and
chip measurements. This measured power consumption includes the oscillator and all the
sensing blocks. The worst case in this tested voltage range is 1.2V, the power consumption
is about 0.42mW in measurement results and 0.39mW in simulation results which is about
30µW difference. As evident from Fig. 5.23, the response time is 14.3ms at 1.2V, and then the
consumed energy is approximately 6µJ for detecting 1.2V. If compared to 180nJ for detecting
1.8V in [77], the consumed energy is large. However, external triggers are required in most
conventional sensors [22, 29], which are not energy-free to generate.
Fig. 5.25 Power consumption over voltage.
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The power consumption of the simulated and the measured results are plotted in Fig. 5.25. It is
shown that the difference between them is almost the same which is about 45µW regardless of Vdd .
The difference (45µW) appears to be a constant overhead. The simulated power consumption
is for the reference-free voltage monitoring system circuits only whilst the measurements were
done off-chip. The distance between these two points of instrumentation may account for a
relative power overhead.
The comparison with existing reference-free voltage sensors is listed in Table 5.7. An overview
of the comparison table suggests that [22] has similar characteristics with this work. It has very
close values of the power consumption and area, and the advantage of [22] is an extensive voltage
range from 0.8V to 1.8V which is more than this work. However, the response time of [22] is
significantly larger than this work. If compare the response time, [25] has the shortest time 0.6ns.
However, [25] can only detect 1.1V with high power consumption 4.4mW.
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5.5 Temperature variation
Fig. 5.26 Test setup of temperature variation. The waveform generator generates the same
waveform for Vdd as shown in Fig. 5.17. Oscilloscope is used to monitor the Eventup pulse
during the heating period in the cardboard box. The thermometer is used to monitor the
temperature in cardboard box.
Temperature variation is a significant factor for sensing in general. The temperature variation of
the fabricated chip has been investigated experimentally. The experimental setup of temperature
variation consists of an electric hot plate, a thermometer and a cardboard box as shown in Fig.
5.26. The connections between waveform/oscilloscope and test chip are the same as the setup
shown in Fig. 5.4.4. In the test of temperature variation, the test chip was placed on the hot plate
and both were placed in a cardboard box to maintain the temperature. The thermometer was used
to monitor the temperature in the cardboard box which ranged between 23◦C to 100◦C, and the
predefined voltages (975mV and 1V) are picked as an example to show the temperature variation.
This experiment involved two steps. First, was the detection of 975mV at room temperature
(26◦C). Once 975mV was detected, Eventup is pulled up and shown in the oscilloscope. Second,
the temperature inside the cardboard box was gradually increased using a hot plate; in the
meantime, the change of Eventup was monitored in the oscilloscope. If any changes occur in
Eventup, the temperature on the thermometer is recorded immediately. For example, the pulse of
Eventup is pulled up earlier or later compared to the pulse generated at room temperature in the
first step. For testing the temperature variation of detecting 1V, the same test method is used.
5.5 Temperature variation 93
Fig. 5.27 Temperature variation of voltage detection.
Fig. 5.27 shows the different performances when the environment temperature has been changed
within the preset temperature range. Two predefined voltages were tested which means that
these two voltages are supposed to be detected at room temperature (26◦C) with the predefined
Delays. It is apparent that the detected voltage is decreased with the increase of temperature.
For both the predefined voltages, the reference-free voltage monitoring system maintained
accurate detection until the temperature increased to around 45◦C. When the temperature was
over 45◦C, the detected voltage decreases one ∆V which is 25mV in our test, for example, in
Fig. 5.27 in which if the predefined voltage was 1V at room temperature, the actual detected
voltage was the predefined voltage (1V). However, if the temperature increased to 45◦C, the
detected voltage was 975mV that is smaller than the predefined voltage (1V). Similarly, when the
temperature increased to about 72◦C, the detected voltage dropped two ∆Vs which was 50mv in
total compared to the predefined voltage. However, ∆V itself remained at 25mV regardless of
the temperature. These results show that a resolution of ∆V = 25mV is realistic at three different
temperature ranges, below 45◦C, between 45◦C and 72◦C and above 72◦C.
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Fig. 5.28 Frequency variations over temperature. This figure explains the reason why the actual
detected voltage decreases with the increase of temperature in Fig. 5.27. These two predefined
voltages at room temperature can generate the frequency at specific temperatures. The method for
this experiment involves randomly selecting three temperatures within every 10◦C and recording
the corresponding generated frequency.
According to [32], frequency increases with increase of temperature when Vdd is stable. Fig.
5.28 shows the temperature variation of the frequency. This figure illustrates the reason the actual
detected voltage decreases with increase of temperature. The reason is that the same frequency
is generated under the specific temperatures even if different Vdd is supplied in the reference-free
voltage monitoring system.
As is evident, the temperature increases result in frequency increases within the temperature
range of 23◦C to 100◦C. The performance of oscillation has been tested in different Vdds 1V,
975mV and 950mV, respectively. These three different voltages achieved the same frequency at
some specific temperatures. For instance, when the temperature was 23◦C, the frequency was
2.01kHz at Vdd = 1V, however, if the temperature was changed to 49◦C, the frequency increased
to 2.11kHz. On the other hand, if the Vdd was changed to 975mV, the frequency was 1.92kHz at
23◦C and increased to 2.01kHz at 49◦C which is same as Vdd = 1V and temperature was 23◦C.
Similarly, when Vdd = 950mV, the voltage-controlled oscillator could also generate 2.01kHz
frequency at around 72◦C as shown in Fig. 5.28. As discussed in Section 4, this proposed
reference-free voltage monitoring system determines the predefined voltage by detecting the
period of clk generated from the voltage-controlled oscillator. Therefore, the detected voltage
decreases with increase of temperature as the same frequency is generated under a higher
temperature as shown in Fig. 5.27.
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5.6 Summary
A novel reference-free voltage monitoring system was presented in this chapter. This design
of the reference-free voltage monitoring system is based on the proposed time comparison-
based voltage level-crossing sensor presented in Chapter 4. The design is implemented in
350nm AMS technology using the Cadence toolkit, simulated, and fabricated. The resulting
chip is repaired to working condition and tested, using a specially designed testing rig. The
simulation and measurement results were compared. These show that the achievement of the
design goal and the method results in fully realising the desired reference-free voltage monitoring
system functionalities. There are five contributions in this chapter: 1). A new voltage sensor
with multiple-level detection was presented without external or internal voltage reference. 2).
This sensor was tested by measuring the voltage range from 0.85V up to 1.2V with 25mV
increment using the new time comparison technique with the internal reference time. 3). The
voltage precision of this reference-free voltage monitoring system can reach 25mV when voltage
increases. 4). The reference-free voltage monitoring system is shown to have short response
times. 5). The method of preparing the chip was presented for the researcher who may need it.
It is apparent that the reference time error is another potential issue which could affect the
detection result as shown in Table 5.4. The detection error rate may be reduced if the monitoring
precision requirement is relaxed from 25mV. In addition, we tested the temperature effects of
this reference-free voltage monitoring system. The temperature varied from 23◦C to 100◦C.
During the variation of temperature, the system kept voltage precision stable which is 25mV.
However, because of the discrete nature of the reference-free voltage monitoring system, at
certain temperatures, errors of an entire resolution step (e.g. 25mV) may suddenly appear (e.g. at
45◦C and 72◦C in Fig. 5.27). Consequently, different ∆V selections will yield different working
range boundaries. As is the norm with sensors, this may be dealt with through characterisation
and calibration. Online calibration is also possible if the temperature can be measured at runtime.
For instance, if it is known that the temperature has entered the range of 45◦C -72◦C, it would be
trivial to offset the sensor by 25mV to compensate as in the example presented in this chapter.
With smaller technology nodes, it is expected that such a reference-free voltage monitoring
system will start working from even lower voltages, bringing the voltage detection range down
to even lower amounts of available energy from the energy harvesting. This conjecture remains






Existing capacitance-to-digital converters tend to require long measurement times such as 1s
in [43], 100ms in [106] and 7.6ms in [27]. As shown in Table 6.2, the corresponding energy
consumptions are also relatively high at 5mJ, 1020nJ and 1603.6nJ, respectively. Therefore, a
new design that shortens the conversion time and, as a result, saves energy would be desirable.
Further, an enhanced design would help avoid high-quality external energy sources for improving
system robustness in variable energy environments during digital conversions. The proposed
capacitance-to-digital converter in this chapter is based on the time comparison technology
presented in Chapter 4. The proposed capacitance-to-digital converter described in this chapter
is based on the time comparison technology presented in Chapter 4 and has been designed to
shorten conversion time and reduce energy consumption. In addition, this chapter includes a
follow-up design based on the temperature variation experiment results in Chapter 5. The basic
inverter-based voltage-controlled oscillator is replaced by the current-starved voltage-controlled
oscillator due to its low sensitivity of temperature. The design, implementation, and simulation
validation of this converter are presented. The end of this chapter includes a temperature variation
test.
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6.2 Energy-efficient time comparison-based capacitance-to-
digital converter
6.2.1 Overview of the time comparison-based capacitance-to-digital con-
version system design
Fig. 6.1 Block diagram of the time comparison-based capacitance-to-digital converter with a
control unit. The entire system is powered by a regulated output DC from the voltage regulation
part, as shown in Fig. 1.2. Hence, Vdd is a stable parameter in this system. The control unit
controls the switches S1 and S2 to charge/discharge the sensed capacitor (Csense), which is the
capacitive sensor shown in the system diagram in Fig. 1.2, and the output code is connected to
the microprocessor or memory for future processes. The capacitance-to-digital converter consists
of a counter for counting the number of generated clk pulses during the digital conversion period.
The time comparison-based voltage level-crossing sensor (down) has three blocks: threshold
voltage detector (down), voltage-controlled oscillator, and a Delayre f generator, as presented in
Section 4.2. The counter can be placed either on a chip or off it.
Fig. 6.1 shows the block diagram of the energy-efficient time comparison-based capacitance-to-
digital converter with a control unit. The capacitance-to-digital converter runs once per round of
sensing (of the value of Csense). Before a round of sensing starts, the sensed capacitor (Csense)
is charged by Vchg up to a known Vre f (= Vdd in the experiments presented in this chapter), Vc
(the voltage across Csense) = Vchg = Vre f . Once that happens, the control unit may disconnect
Csense to Vchg and start a round of conversion by issuing the Enable signal and connecting
Vc to Vsense, which is discharged through an RC circuit integrated into the voltage-controlled
oscillator, as shown in Fig. 6.7. The voltage-controlled oscillator then runs according to Vsense,
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which reduces with the depletion of the charge on Csense according to the discharging of the
RC circuit, as introduced in Section 2.2.2. It generates the Vsense-dependent clock (clk). The
voltage level-crossing sensor compares clk with DEre f (See Fig. 4.13). When the two clocks
coincide, the voltage level-crossing sensor indicates the end of the conversion to the control unit
by issuing the Ack signal. The counter records the number of oscillations (known as conversion
steps) between the Enable and Ack signals, which is a function of the original charge on Csense
under Vre f (=Vdd), and, therefore, also a function of the value of Csense.
Fig. 6.2 Timing diagram of the proposed time comparison-based capacitance-to-digital converter.
The digital conversion starts once the Enable signal is issued (at time t0 and t2) and stops when
the Ack signal is issued (at time t1 and t3), thus during the time intervals between t0 and t1 or
between t2 and t3, the number of clk pulses are counted by the counter as shown in Fig. 6.1.
Delayre f is a constant time delay determining the predefined period according to the final known
Vlow, which is implemented using an RC circuit that determines when the conversion should
end, as explained in Chapter 4. After the Ack signal is issued, the control unit disconnects
Csense from the voltage-controlled oscillator and reconnects it to Vchg, in preparation for the
next round of sensing. Csense may be different for different sensing rounds. For instance, the
value of Csense may be related to a physical property such as pressure or temperature, which
can be detected by using the capacitance-to-digital converter to measure Csense. The starting
point of Vsense for every conversion round is always the same, Vre f , but the energy depletion
monitored by the voltage-controlled oscillator may be different, as Csense may not be constant.
This results in a varying number of conversion steps per conversion round, as recorded by the
counter corresponding to different Csense values [23, 28]. Fig. 6.2 shows the main waveforms
recorded during two sensing rounds with the same Csense value.
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6.2.2 Mechanism of the digital conversion
Fig. 6.3 Flowchart of the working mechanism of the proposed capacitance-to-digital converter.
clk is the Vsense-dependent clock. Tclk is the period of clk. Delayre f is predefined delay time
corresponding to Vlow as shown in Fig. 6.2. In the implementation stage, the Delayre f is
considered to be half of the predefined period according to the predefined threshold voltage as
presented in Section 4.4.2.
Conventional methods require a reference voltage during the digitisation, and the reference
voltage provided by the external voltage supply [4, 28, 111], which means that the system
depends on an external voltage reference for its digitisation step. In comparison, the proposed
approach uses the clock self-comparison method to determine the final discharged voltage
using the method presented in Chapter 4. Fig.6.3 shows the counting operation of the counter
illustrating that the basic algorithm of digital conversion. When the digital conversion starts to
work, the voltage-controlled oscillator block generates the clk with Tclk period, which is sent
to the threshold voltage detector (down) and internal time reference generator block, at which
point the predefined time delay (Delayre f ) is applied into clk to generate DEre f according to the
final discharged low voltage as presented in Chapter 4. Then, Tclk and period of DEre f (TDEre f )
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are compared in threshold voltage detector to determine the smaller value between 1/2Tclk and
Delayre f . If 1/2Tclk < Delayre f , the counter increments by ‘1’ and the conversion continues until
1/2Tclk ≥ Delayre f , at which point the system outputs the number of stored counts to represent
the capacitance of Csense as shown in Fig. 6.1.
6.3 Circuit implementation
The circuit implementation process is presented in this section. As the threshold voltage detector
(down) of the capacitance-to-digital converter and its circuit implementation are presented in
Fig. 4.12 of Chapter 4, this section is focused on the circuit implementation of the control unit
and the current-starved voltage-controlled oscillator used to replace the basic inverter-based
voltage-controlled oscillator as shown in [32], to reduce the temperature dependency.
6.3.1 Control unit
Fig. 6.4 Circuit diagram of the control unit. The control unit is used to monitor the voltage across
Csense to issue the Enable signal and receive Ack signal to finish the current conversion round
and start the next round.
Fig. 6.4 shows the circuit diagram of the control unit. As discussed in the previous section,
the control unit is only used to detect Csense charging state. In other words, during the digital
conversion, the control unit is turned off until the Ack signal is generated and fed to the control
unit. The Ack signal is generated when the digital conversion is completed. Once the control
unit receives the Ack signal, the control unit disables the digital conversion and starts monitoring
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the Vc until it is fully charged. The proposed control unit consists of a voltage comparator,
a standard SR latch, an XOR gate and an inverter. When the entire system is working, the
voltage comparator generates the Req signal if the Vc crosses Vre f . Here, the voltage comparator
only works once per round of sensing to monitor whether the Vc is fully charged. The use of
a control unit to monitor whether the charging has achieved Vre f takes the high-precision Vre f
signal out of the energy path and makes it possible to charge the capacitor with a low-quality,
low-precision Vchg as long as it has enough energy to charge Csense up to Vre f . Vdd is the stable
voltage regulated by the input DC (See Fig. 1.2). Meanwhile, both the Req signal and Ack
generated from capacitance-to-digital converter are fed to the SR latch. Both of them work
together to trigger two switches (S1 and S2) which turns the capacitance-to-digital converter
on/off. Table 6.1 shows the truth table of the control unit.
Table 6.1 Truth table of control unit
Req Ack Q Vre f Enable Enable
0 0 0 1 1 0
1 0 1 1 0 1
0 0 1 1 0 1
0 1 0 1 1 0
Fig. 6.5 Timing diagram of the operating in control unit. At t0, Vc is fully charged to Vre f , the
capacitance-to-digital converter starts digital conversion. At t1, Vc discharges to Vlow, the digital
conversion ends.
Fig. 6.5 shows the timing diagram of the charging control unit’s operation. The switch S1 is
initially in a closed state and S2 is open. When the control unit starts working, the closed S1
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means that Csense is charging as shown in Fig. 6.5. Vc increases over time until it reaches the
reference voltage Vre f (at t0), and then the Req signal is pulled down from logic ‘0’ to ‘1’ (step
1). Due to the function of the SR latch, the Q signal becomes logic ‘1’ (step 2). Consequently,
Enable, which is the output of XOR gate, is immediately forced to ‘0’ immediately (step 3),
which means that S1 gets switched off. In the meantime, the Enable signal is forced to ‘1’ (step
3). Once Enable is changed to ‘1’, S2 immediately gets closed. Then, the Vc starts to gradually
discharge and the capacitance-to-digital converter starts converting the value of Csense to digital
code until the digital conversion is completed (at t1). As explained in Fig. 4.13, Chapter 4, the
Ack signal is generated when the predefined Delayre f has been reached. Once the Ack signal is
generated (step 4 at t1), the switch S1 gets closed and S2 opens to allow Csense to charge again
(step 5). The control unit then restarts and begins a new Vc monitoring round until Vc reaches
Vre f for the next conversion round at t2 as shown in Fig. 6.5.
For the voltage comparator, a standard circuit design found in [[123], Fig. 3.13] is adopted
within the design of the charging control unit. The design of this comparator is not critical for
the sensor’s response time and power as it has negligible delay and energy consumption in the
context of the entire sensor, and designing a sophisticated voltage comparator is outside the
scope of this thesis.
Fig. 6.6 The simulation result of the operation of the control unit. In this simulation, the Csense is
7pF and initially charged to 1.8V, and then the capacitance-to-digital converter starts working to
discharge Csense until the Vc discharges to 1.05V (Vlow).
The simulation result of the operation of the control unit is shown in Fig. 6.6. Compared to
the mechanism shown Fig. 6.5, all of the functionalities of the control unit are achieved. When
Enable is low, Csense is charged and when Enable is high, Csense is discharged. At the end of the
Csense discharge, Ack is generated to flip Enable again for the next round of charging.
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6.3.2 Current-starved voltage-controlled oscillator
The proposed capacitance-to-digital converter uses a voltage-controlled oscillator to convert the
energy stored on Csense into the clock (clk) as presented in Chapter 2. The PVT variations play a
vital role during the system operation, and the temperature variation, especially, can be a serious
issue in the quantitative elements of the sensors [124]. Therefore, the voltage-controlled oscillator
should have lower temperature sensitivity. Based on the temperature variation experiment results
given in Chapter 5, the basic inverter-based voltage-controlled oscillator has high temperature
sensitivity . G.Jovanovic in [32] suggested that current-starved inverters with output-switching
could provide frequency stability even with temperature variations. Consequently, the five-stage
current-starved voltage controlled oscillator adapt techniques from [32] for our voltage-controlled
oscillator design rather than using the basic inverter-based voltage-controlled oscillator used in
Chapter 5.
Fig. 6.7 Circuit diagram of the modified five-stage current-starved voltage-controlled oscillator
adapted from [32]. Rc is equal to 20MΩ. For the all transistors, the width = 10µm and the length
= 0.35µm.
Here, the current-starved voltage-controlled oscillator has been implemented by modifying
the oscillator design from [32], which consists of one bias circuit, one NAND gate and one
voltage controlled delay element as shown in Fig. 6.7. The voltage controlled delay element
consists of two current-starved inverters and two basic inverters powered by a constant Vdd .
Current-starved inverters are used in the delay element to improve the temperature independence
[32]. The bias circuit includes transistors M1, M2 and M3, and provides the Vsense-dependent
current to the following two current-starved inverters (formed by M8, M9, M10, M11 and M14,
M15, M16, M17, respectively). The Enable signal controlled NAND gate is used to switch the
oscillator on/off. M8 and M11 operate as the current sink and source, respectively, and receive
the Vsense-dependent current from the bias circuit. M14 and M17 perform the same function. The
current sink can limit the peak of current in an inverter and can vary the delay, which means that
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the inverter is starved for current. This combined voltage-controlled oscillator has good stability
for both temperature variations and Vdd variations [32].
The concept of the proposed capacitance-to-digital converter is based on detecting a time delay,i.e.
detecting the clock period changes rather than the voltage changes. The precharged Csense is
connected to Rc, when the switch S2 is closed, causing it to discharge from a known voltage Vre f to
a Delayre f -dependent known voltage Vlow as shown in Fig. 6.2. The most straightforward method
is the one adopted in Section 3.3.3, where in the voltage across Csense is directly discharged over
a voltage-controlled oscillator, generating the clock periods for comparison with a reference
delay time. However, such a voltage-controlled oscillator based on simple inverters may not
provide good temperature independence. Here, we explore a different strategy by discharging
through a constant Rc. This is coupled with a current-starved voltage-controlled oscillator, which
has better temperature stability, to achieve the same functionality as the method found in Section
3.3.3. The inverters in this current-starved voltage-controlled oscillator are not powered by the
discharge voltage but by the stable Vdd . As a result, the frequency of the oscillation tracks the
discharge voltage, but the amplitude of the oscillation stays the same. This is conceptually shown
in Fig. 6.8b.
Fig. 6.8 The clock generation from: (a) Csense is discharged by an inverter chain adapted from
[8, 33]; and (b) Csense is discharged by a constant Rc.
Fig. 6.8 shows the clock generation of the two different discharge processes. Fig. 6.8(a) shows
the clock generation when Csense discharges through an inverter chain presented in Section 3.3.3
106 Time comparison-based capacitance-to-digital converter
and [8, 33]. Since the oscillator consumes the discharged energy, the amplitude of oscillation
follows the drop of Vsense shown in Fig. 6.8(a). However, with the current-starved voltage-
controlled oscillator proposed in this section, the energy is consumed by a constant Rc while
the oscillator is powered by a constant Vdd . Hence, the amplitude of the clock is Vdd , but the
clock period is related to Vsense (input voltage of the current-starved voltage-controlled oscillator
as shown in Fig. 6.7). As Vsense reduces, the clock period increases. In this solution, the value
and stability of Vdd are not important as the output clock signal of the current-starved voltage-
controlled oscillator depends on Vsense and is not sensitive to Vdd changes. As a result, there is no
requirement for a high-quality Vdd .
This capacitance-to-digital conversion system (see Fig. 6.1) is designed for use in an environment
where a stable Vre f can be found. However, this high-quality constant voltage is only used as
a pure reference voltage to help control the Csense charging process, with negligible power
contribution. The energy-supplying voltages, Vchg for charging Csense and Vdd for powering the
current-starved oscillator, do not have to be a high quality and can sustain variations. Vchg is only
required to be able to charge Csense to Vre f . In other words, Vchg should be higher than Vre f at the
point where Csense gets charged to Vre f . Other variations in the Vchg do not affect the sensor’s
operations. The variability tolerance is also high for Vdd , which powers the current-starved
oscillator, as discussed in [32], and has an error of less than 2% over 18% Vdd variations. These
design features makes it suitable for embedded applications where stable power supply voltages
may be difficult to find but one single stable voltage that does not supply much energy can be
made available.
6.4 Circuit design and simulation results
The proposed capacitance-to-digital converter is designed and implemented on 350nm CMOS
AMS technology node, using the Cadence IC design tools. Fig. 6.9 shows the complete schematic
of the energy-efficient time comparison-based capacitance-to-digital conversion system. The
Csense is varied from 0pF to 10pF with 1pF increment, and both Vdd and Vre f are 1.8V during the
experiment.
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Fig. 6.9 Complete schematic of the time comparison-based capacitance-to-digital conversion
system.
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6.4.1 Performance of the current-starved voltage-controlled oscillator
Although the voltage-controlled oscillator has been partly adapted from others’ work, the
performance of the oscillator is a significant factor in the overall conversion process. In this
section, we simulated the oscillation under a varied input control voltage (Vsense in this design as
shown in Fig. 6.9) from 1V to 1.8V in increments of 50mV. Fig. 6.10 shows the relationship
between the frequency and input control voltage.





















Fig. 6.10 Frequency characteristics. The input control voltage is increased from 1V to 1.8V with
50mV increment, and the highest frequency is 197MHz at 1.8V and lowest is 6.8MHz at 1V.
Curve fitting to a straight line resulted in an R-squared value of 0.98, close to ‘1’. This means
that the proposed current-starved voltage-controlled oscillator has good linearity (See Fig. 6.10).
Fig. 6.11 shows the linearity error of voltage-dependent frequency, which was calculated based
on the difference (from the actual measured value and calculated value of the equation in Fig.
6.10) and the actual measure value as shown in the following equation:
L.Error = Actual Frequency−Calculated FrequencyActual Frequency ×100% (6.1)
where L.Error is the linearity error. Calculated Frequency is calculated by the equation as
shown in Fig. 6.10. Actual Requency is the measured frequency of the circuit.
6.4 Circuit design and simulation results 109
Fig. 6.11 Linearity error of voltage-dependent frequency. The linearity is better when the voltage
is over 1.05V as shown in this figure. Hence, the Vlow is set at 1.05V in the simulation. When
the voltage is 1V, the linearity error at 1V is eliminated due to the negative frequency calculated
according to the equation shown in Fig. 6.10.
The maximum error is 51.91% at 1.05V and the minimum error is 0.44% at 1.15V. In addition, as
the capacitance-to-digital converter stops working at a constant Vlow, the Vlow-dependent Delayre f
can be estimated from the actual measured frequency. According to the concept presented in
Section 2.2.2 and the actual generated frequency at 1.05V in the simulation presented in Section
6.4.2, the estimated value of resistor (Rre f used in the delay generator presented in Section 4.4.2)
is 8MΩ and the constant capacitance (Cre f ) used is 10fF.
6.4.2 Performance of capacitance to digital conversion
As mentioned at the beginning of Chapter 6, the range of Csense is from 0pF to 10pF with a 1pF
increment, Vdd is 1.8V, the nominal operating temperature is 27◦C, and the final detected voltage
(Vlow) is equal to 1.05V.
110 Time comparison-based capacitance-to-digital converter
Fig. 6.12 Waveforms of one conversion round when Csense is equal to 7pF. The clk was generated
and fed to the counter when Csense is charged to 1.8V at 0.41µs until Vc drops to Vlow (= 1.05V)
at 76.48µs. The counted number of clk’s pulses is used to represent the value of Csense. The
top subfigure is the zoomed-in representation of the beginning of conversion, and the bottom
subfigure is the zoomed-in representation of the end of the conversion.
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Fig. 6.12 shows the waveforms of one conversion round when Csense is equal to 7pF as an
example. Once Vc is charged to 1.8V, Csense is connected to Vc ( =Vsense as shown in Fig. 6.4) to
start powering the RC discharge circuit discussed in Section 6.3.2. Vc drops, with the current-
starved voltage-controlled oscillator’s frequency tracking its drop, until it reaches a predefined
period ( = 2×Delayre f as discussed in Section 4.4.3, Chapter 4) to generate the Ack signal as
shown in Fig. 6.12. The predefined period is caught by the Tclk as explained in Section 4.4.4,
Chapter 4, and Section 6.3, Chapter 6. As shown in Fig. 6.12, the finial detected period slightly
changes from 0.074µs to 0.087µs because of the circuit latency. However, once the parameter of
the circuit is set, the detected period and Vlow are fixed for each conversion round. Therefore,
this error between the predefined value and detected value can be ignored once the design is
completed.
Fig. 6.13 Output code versus Csense. This figure shows a good linearity between output code and
Csense, and the linearity error is shown in Fig. 6.15.
112 Time comparison-based capacitance-to-digital converter
Fig. 6.14 Output resolution against Csense. This figure shows quite a stable resolution around
11.4bits within a sensed capacitance range from 1pF to 10pF.
Fig. 6.13 shows the relationship between the output code and Csense. It indicates that Csense is
linearly proportional to the output code with R-squared =1. Fig. 6.14 displays a plot of the
simulated resolution against Csense. The resolution is around 11.4bits within the range of Csense.
It has been found that this proposed time comparison-based capacitance-to-digital converter
maintains a stable resolution, regardless of the capacitance of Csense.
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Fig. 6.15 Linearity error between the predicted code and the actual measured code. Within the
tested range from 0 to 10pF, the proposed capacitance-to-digital converter had a small linearity
error with a maximum value of 0.4%.
The error of linearity against Csense between the predicted code (calculated code) and the actual
measured code is plotted in Fig. 6.15. This linearity error is calculated by using Equation 6.1.
The maximum error is 0.4% at a sensing value of 2pF, which can cause an about 8fF error, and
0.02% is generated as the minimum error, which has a maximum value of around 1.8fF at 9pF.
These errors are negligible for engineering applications.
The overall simulated results are summarised in Table 6.2 and compared to the existing capacitance-
to-digital converters. The compared figure-of-merit (F.o.M) normalises the consumed energy to
the resolution [27] and was calculated using the following equation:
F.o.M = Conversion Energy2Resolution (6.2)
Here, the resolution is determined as follows:




Capacitance Resolution −1.76)/6.02 (6.3)
where Capacitance Range is the designed range of input capacitance. Capacitance Resolution is
the resolution measured in pF.
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The comparison results in Table 6.2 pertain to sensing a 7pF capacitance. It can be seen that
the proposed time comparison-based capacitance-to-digital converter has better F.o.M and high
resolution compared to the prior ART. One of the advantages of this proposed capacitance-to-
digital is the short measurement time, which is around 1315X lesser than [106], as shown in
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Table 6.2. At the same technology node (350nm), this proposed capacitance-to-digital has 100X
faster measurement with 13.7X less energy consumption per step compared to [27] when sensing
a similar capacitance value.
6.5 Temperature and process variation
As mentioned earlier, PVT variations play an important role in CMOS systems. Experiments
are carried out to test the temperature dependence and process dependence of the proposed
capacitance-to-digital converter as well as the temperature dependence of the proposed current-
starved voltage-controlled oscillator, respectively. In these experiments, the temperature range is
limited between -40◦C and 120◦C, the Csense is increased from 1pF to 4pF, Vdd is 1.8V and Vlow
is 1.05V.
6.5.1 Temperature variation on oscillator
Fig. 6.16 shows the frequency change rate depending on the temperature. In both cases, the
current-starved voltage-controlled oscillator characteristics are compared with those of a five-
stage voltage-controlled oscillator consisting of basic inverters. Here, the input voltage of the
current-starved voltage-controlled is 1.8V to maintain the same voltage level applied in the two
types of voltage-controlled oscillators.
Fig. 6.16 Rate of change in terms of temperature variation on the proposed current-starved
voltage-controlled oscillator. The rate of change in the basic inverter-based voltage-controlled
oscillator is -0.0059 and that of the current-starved voltage-controlled oscillator is 0.0027.
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Two observations can be drawn from Fig. 6.16. First, the temperature dependencies of these two
types of oscillators have opposite trends. The frequency of our chosen five-stage current-starved
voltage-controlled oscillator increases with temperature, while the frequency of the five-stage
basic inverter-based voltage-controlled oscillator reduces when temperature increases. Second,
the proposed current-starved voltage-controlled oscillator displays a smaller temperature variation
on its frequency (0.0027), which is less than half of the basic inverter-based voltage-controlled
oscillator’s variation (0.0059).
6.5.2 Full converter temperature variation
The entire proposed capacitance-to-digital converter was also tested for its temperature variation.
The temperature is changed within the range of -40◦C to 120◦C, and four Csense values, from
1pF to 4pF, are chosen for the experiments.
Fig. 6.17 Output code versus temperature. The larger the Csense, the higher the change rate. The
change rate is around 5 codes per ◦C of every 1pF difference.
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Fig. 6.18 Linearity error against temperature. This linearity error was calculated using the similar
method given in Equation 6.1.
As can be seen from Fig. 6.17, the output code increases with an increase of temperature.
The curve-fitting functions are given in the figure. As can be seen, the code to temperature
relationship changes with the Csense value. Therefore, for a given Csense, the output code has a
big difference with a change of temperature, which means that the entire capacitance-to-digital
converter still has high temperature sensitivity. The maximum linearity error is around 3.3% at
120◦C when Csense is 1pF, and the minimum is about 0.02% at -20◦C when Csense is 2pF and
at 90◦C when Csense is 4pF. In the temperature range of -12◦C to 60◦C, linearity is especially
good for all the Csense values with the maximum linearity error being 1%. Due to the inevitable
temperature variations, this topic needs to be thoroughly revisited in future work. For instance,
given the regular nature of the curves in Fig. 6.17, one promising method of compensating for
temperature variations is to make use of a reference capacitor for online temperature calibration.
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Fig. 6.19 Code difference (%/Code/◦C) versus temperature.
Due to the temperature variation shown in Fig. 6.17, the percentage of code difference per code





where CoD f is the code difference per code per ◦C; Codet is the code calculated for each Csense
by the equations in Fig. 6.17. Fig. 6.19 shows the code difference per code per ◦C. Comparing
these four different Csenses, the maximum code difference is 0.83% at -40◦C when Csesne = 3pF
or 4pF. The minimum is 0.36% at 120◦C when Csesne = 1pF or 2pF. Based on the trend of those
four capacitors, as the temperature increases, the output code error rate, calculated using the
equations shown in Fig. 6.17, decreases. However, considering the full range of the temperature
variation test, variations cause a small code difference per code per ◦C of less than 0.9%. The
regularity of the curves in Fig. 6.17 and the well-behaved characteristics in Figs. 6.18 and Fig.
6.19 points to the potential of using this sensor for on-chip temperature monitoring. However,
this requires in-depth investigations with real chip experiments and comparisons with current
temperature sensing techniques. This is another potential topic for future work.
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6.5.3 Full converter process variation
The variation of the output code against Csense over various corners of analysis has been plotted
in Fig. 6.20. Different output codes are generated at difference process corners. The analysis
shows the maximum variation at the FF and SS corners.
A real chip tape-out is not done for this sensor. Given the results observed in Chapter 5 upon
comparing the taped-out chip and corner analysis, it is reasonable to speculate that the corner
analysis results at this technology node may be overly pessimistic. This is another future work
requires. In any case, these corner-analysis results indicate that this type of sensor design, due
to the internalisation of reference, is best used in systems where sensor calibration, offline or
online, is possible.
Fig. 6.20 Variation of the output code over process.
Fig. 6.20 shows good linearity level in the FF and SS corners, which can be used to calibrate the
output code with a known reference capacitor to achieve a higher accuracy [28, 111]. This will
be discussed in future works.
6.6 Summary
This chapter describes an energy-efficient time comparison-based capacitance-to-digital converter
using the proposed voltage level-crossing (down) in Chapter 4 to achieve the Vlow detection, and
120 Time comparison-based capacitance-to-digital converter
it is implemented and simulated in 350nm AMS technology node. The simulated results show
that the proposed capacitance-to-digital converter has good linearity, which is an important factor
for designing a capacitive sensor, and this proposed capacitance-to-digital converter can shorten
the measurement time by 100 times as compared to [27] with the same technology (350nm
technology). In addition, we tested the output code under temperature variations between -
40◦C and 120◦C. The proposed current-starved voltage-controlled oscillator clearly reduces the
temperature dependency, which is around two times smaller temperature variation compared
to basic inverter-based voltage-controlled oscillator. However, the results of the temperature
variation test for the entire proposed capacitance-to-digital converter resulted in significant
sensitivity to temperature, which needs to be improved using other methods such as reference
capacitor calibration [28]. The reference capacitor may be used for calibrations against both
temperature and process variations [111]. Finally, the code difference in terms of temperature
variation was discussed. The maximum code difference per code per ◦C is only 0.83%, which
may not affect the output code within a small temperature range.
Chapter 7
Conclusions and future work
7.1 Conclusions
This work is based on the hypothesis that it is possible to design a sensing scheme without using
external references. Such a scheme may be realised by exploiting the fact that it is possible
to generate a voltage-dependent oscillating period or frequency by using a voltage-controlled
oscillator. This scheme may be supported by the assumption that a constant time reference may
be realised by using an RC circuit. Then, by combining such a constant time reference with
the voltage-related oscillation period of a voltage-controlled oscillator, a voltage value may be
determined. In Chapter 4, the methodology for detecting the constant delay time based on the
proposed time comparison-based reference-free voltage level-crossing sensor was demonstrated.
The design and circuit implementations of two proposed threshold voltage detectors based on
this method are discussed in detail. The simulated results show the correct detection operation.
These two up and down voltage threshold crossing detectors will form the foundation for the
more sophisticated sensors subsequently described in Chapter 5 and 6.
Chapter 5 describes the detailed circuit implementation of the proposed reference-free voltage
monitoring system targeting the detection of multiple predefined threshold voltages. It is
fabricated using 350nm AMS technology and tested in a range of voltage from 0.85V to 1.2V
with 25mV increments, and the temperature range is between 23◦C and 100◦C for the temperature
variation test. The measurement results show that the response time, voltage range and power
consumption are comparable to the previous voltage sensor based on reference-free techniques
given in Table 5.7. The response time is around 15ms compared to 98ms generated by the US
patent [22] using a similar theory to design the reference-free voltage sensing technique, and
lower power consumption is about 0.4mW at 1.2V compared to 0.78mW in [21] which is a
time-domain reference-free voltage sensor. However, the proposed voltage monitoring system
needs to be tested with a wide voltage range, as a voltage range is only 0.35V so far. In addition,
a chip fabrication error was discovered and recovery was carried out through a repair process
using the focused ion beam technique.
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Chapter 6 describes the design for a proposed capacitance-to-digital converter, which also
makes use of the same time comparison method. For the operation of the capacitance-to-digital
converter, the voltage always falls, which means that only the falling type of time comparison-
based threshold voltage detector can be used. As one of the motivations for designing two
different time comparison-based threshold voltage detectors for cases of rising and falling
voltage is to reduce comparator complexity, this application requiring only one type strongly
supports the design method. This proposed capacitance-to-digital converter has a good linearity
with R2 = 1 in the range of 0F to 10pF and high energy efficiency of 10.17pJ/step compared to
139pJ/step in [27] when sensing similar capacitance at the same technology node (350nm). It also
reduces the measurement time down to 0.076ms. In addition, this capacitance-to-digital converter
maintains a high precision/resolution of 11.44bits compared to the existing designs as shown
in Table 6.2. This chapter also includes an exploration of the temperature dependency of the
proposed capacitance-to-digital converter. Two possible types of voltage-controlled oscillator’s
design are investigated, with the current starved voltage-controlled oscillator showing less than
half the temperature dependency of the basic inverter-based voltage-controlled oscillator.
7.2 Future work
The experiments conducted, including the simulations and chip measurements, generally support
the conclusion that the method of converting voltage to time presented in Chapter 4 can be used
in the design of more sophisticated sensors such as voltage monitors and capacitance-to-digital
converters. However, these experiments also show up problems and challenges faced by these
types of sensors.
• Firstly, it may be possible to reduce the silicon area of these types of sensors by employing
better techniques than the typical sheet resistor for the RC circuit used in this work [117].
• Secondly, the process variation characteristics are not ideal, which may cause a few hundred
mV of error, for instance, in the proposed time comparison-based voltage level-crossing
sensor, the largest error is 230mV when detecting 950mV.
• Lastly, the results of the temperature variation experiments show a significant sensitivity to
temperature in the experimented temperature range irrespective of whether the reference-
free voltage monitoring system or energy-efficient capacitance-to-digital converter.
In response to the three issues above, corresponding solutions are given below for future work.
• The active resistor can replace the typical sheet resistor in the circuit due to the small
area occupied in the entire chip. However, two potential issues need to be considered.
1). The active resistor is usually used to provide a resistance over a small resistance
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range [117], this small range has to be determined. 2). As the Vdd used in the proposed
reference-free voltage monitoring system is unstable, the influence of this unstable energy
on the resistance of the active resistor needs to be considered.
• To achieve PVT calibration in the reference-free voltage sensor, it is necessary to know the
environmental conditions, such as the temperature and type of process, of the chip when
it’s functioning. Hence, the on-chip temperature/process sensor may be a good solution
[124]. Once the environmental conditions are determined, the predefined voltage can be
determined. However, this extra added circuit may increase the power consumption.
• For the PVT calibration of the capacitance-to-digital converter, the conventional method
involves using a reference capacitor as presented in [28, 111]. A known capacitance CPV Tre f
is applied to the system, and the ration of the CPV Tre f corresponding to the output code is
obtained and stored. Therefore, in a normal digital conversion, the actual capacitance is
calculated by multiplying the measured output code and the stored ratio.
In addition to the circuit improvements above, the experiments and research areas given below
may also be explored.
• The proposed time comparison-based reference-free sensing technique is only experi-
mentally verified as a separate subsystem. Therefore, another possible area of further
development would be to incorporate these sensors in real systems. The first step for this
would be to go beyond using signal generators to emulate energy harvesting waveforms
and use real world energy source characteristics and harvesters instead.
• For the reference-free voltage monitoring system, the basic inverter-based voltage-controlled
oscillator can be updated to reduce the temperature variations by using the current-starved
voltage-controlled oscillator found in the proposed capacitance-to-digital converter. In
the case of the capacitance-to-digital converter, there is scope for it to be investigated for
reverse use, i.e. developing a temperature sensor by providing a known constant Csense.
For example, based on the results in Chapter 6, if the known constant Csense is equal to
4pF based on Equation 7.1.
Code = 20.5×T +3255.1 (7.1)
Thus,
T = Code−3255.120.5 (7.2)
where T is the measured temperature , and Code is the measured output code. After cure
fitting, the relationship between output code and temperature has a good linearity with R2
= 0.9997. Therefore, Equation 7.2 can be used to measure the temperature, and then the
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proposed capacitance-to-digital converter can be used in reverse as an on-chip temperature
sensor.
Fig. 7.1 Temperature error against tested temperature. The temperature errors is equal to the
tested temperature minus the measured temperature.
Fig. 7.1 shows the difference between the tested temperature and the measured temperature.
The biggest error is around 1.5 ◦C when the tested temperature is -40 ◦C, and the smallest
error is -0.04 ◦C when the tested temperature is 50 ◦C. So far, the measured data can prove
that the temperature sensor is a potential research direction. However, further verification
of its performance is required. For example, the PVT variations, post layout simulation
and actual experiments using the fabricated chip need to be considered. Table 7.1 provides
a detailed comparison between the tested temperature and measured temperature, when
Csense is 4pF.
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Table 7.1 Comparison of the tested and measured temperatures.
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